Home
last modified time | relevance | path

Searched +full:needs +full:- +full:double +full:- +full:reset (Results 1 – 25 of 377) sorted by relevance

12345678910>>...16

/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dnvidia,tegra20-ehci.txt9 - compatible : For Tegra20, must contain "nvidia,tegra20-ehci".
10 For Tegra30, must contain "nvidia,tegra30-ehci". Otherwise, must contain
11 "nvidia,<chip>-ehci" plus at least one of the above, where <chip> is
13 - nvidia,phy : phandle of the PHY that the controller is connected to.
14 - clocks : Must contain one entry, for the module clock.
15 See ../clocks/clock-bindings.txt for details.
16 - resets : Must contain an entry for each entry in reset-names.
17 See ../reset/reset.txt for details.
18 - reset-names : Must include the following entries:
19 - usb
[all …]
H A Dci-hdrc-usb2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/ci-hdrc-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Xu Yang <xu.yang_2@nxp.com>
11 - Peng Fan <peng.fan@nxp.com>
16 - enum:
17 - chipidea,usb2
18 - lsi,zevio-usb
19 - nuvoton,npcm750-udc
[all …]
/openbmc/u-boot/doc/
H A DREADME.bus_vcxk1 SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2008-2009
4 * BuS Elektronik GmbH & Co. KG <www.bus-elektronik.de>
5 * Jens Scharsig <esw@bus-elektronik.de>
8 U-Boot vcxk video controller driver
15 -----------------------------------------------------------------------
16 EB+CPU5282-T1 | MCF5282 | BuS Elektronik GmbH & Co. KG
17 EB+MCF-EVB123 | MCF5282 | BuS Elektronik GmbH & Co. KG
22 --------------------
24 The driver needs some defines to describe the target hardware:
[all …]
/openbmc/openpower-occ-control/
H A Docc_manager.cpp10 #include <phosphor-logging/elog-errors.hpp>
11 #include <phosphor-logging/lg2.hpp>
31 const auto HOST_ON_FILE = "/run/openbmc/host@0-on";
63 // - create the PowerMode object to control OCC modes
64 // - create statusObjects for each OCC device found
65 // - waits for OCC Active sensors PDRs to become available
66 // - restart discoverTimer if all data is not available yet
104 discoverTimer->restartOnce(10s); in findAndCreateObjects()
126 obj->updateProcAssociation(); in findAndCreateObjects()
152 discoverTimer->restartOnce(30s); in findAndCreateObjects()
[all …]
/openbmc/qemu/include/qemu/
H A Dthrottle.h4 * Copyright (C) Nodalink, EURL. 2013-2014
5 * Copyright (C) Igalia, S.L. 2015-2016
28 #include "qapi/qapi-types-block-core.h"
50 * - avg: the desired I/O limits in units per second.
51 * - max: the limit during bursts, also in units per second.
52 * - burst_length: the maximum length of the burst period, in seconds.
56 * - The bucket level (number of performed I/O units) is kept in
59 * - The size of the bucket is bkt.max * bkt.burst_length. Once the
63 * - The bkt.avg rate does not apply until the bucket is full,
69 * - Because of all of the above, the user can perform I/O at a
[all …]
/openbmc/linux/tools/perf/util/
H A Dannotate.h1 /* SPDX-License-Identifier: GPL-2.0 */
130 double percent[PERCENT_MAX];
131 double percent_sum;
162 /* This needs to be at the end. */
166 static inline double annotation_data__percent(struct annotation_data *data, in annotation_data__percent()
169 return which < PERCENT_MAX ? data->percent[which] : -1; in annotation_data__percent()
198 return dl->ops.target.offset_avail && !dl->ops.target.outside; in disasm_line__has_local_offset()
216 void (*set_percent_color)(void *obj, double percent, bool current);
251 u16 reset; member
254 /** struct annotated_source - symbols with hits have this attached as in sannotation
[all …]
/openbmc/linux/arch/arc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
88 source "arch/arc/plat-tb10x/Kconfig"
89 source "arch/arc/plat-axs10x/Kconfig"
90 source "arch/arc/plat-hsdk/Kconfig"
108 ISA for the Next Generation ARC-HS cores
126 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
128 -Caches: New Prog Model, Region Flush
129 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
132 bool "ARC-HS"
[all …]
/openbmc/ipmitool/
H A DChangeLog1 version 1.8.15 2014-11-24
2 * ID: 340 - ipmitool sol session improperly closes on packet retry
3 * ID: 277 - support for hostnames longer than 64 chars
4 * ID: 313 - ipmitool doesn't support hostname long than 64 symbols
5 * ID: 277 - Minor issue with ipmi_intf_session_set_hostname()
6 * ID: 247 - 'sensor thresh' help output is wrong
7 * ID: 324 - conflicting declaration write_fru_area()
8 * ID: 337 - Add support for 13G Dell PowerEdge
9 * ID: 325 - DDR4 DIMM Decoding Logic
10 * ID: 328 - HPM.2 fixes
[all …]
/openbmc/linux/drivers/gpu/drm/meson/
H A Dmeson_encoder_hdmi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
17 #include <linux/reset.h>
19 #include <media/cec-notifier.h>
29 #include <linux/media-bus-format.h>
56 return drm_bridge_attach(bridge->encoder, encoder_hdmi->next_bridge, in meson_encoder_hdmi_attach()
57 &encoder_hdmi->bridge, flags); in meson_encoder_hdmi_attach()
64 cec_notifier_conn_unregister(encoder_hdmi->cec_notifier); in meson_encoder_hdmi_detach()
65 encoder_hdmi->cec_notifier = NULL; in meson_encoder_hdmi_detach()
71 struct meson_drm *priv = encoder_hdmi->priv; in meson_encoder_hdmi_set_vclk()
78 vclk_freq = mode->clock; in meson_encoder_hdmi_set_vclk()
[all …]
/openbmc/linux/drivers/usb/chipidea/
H A Dci_hdrc_tegra.c1 // SPDX-License-Identifier: GPL-2.0
12 #include <linux/reset.h>
77 .compatible = "nvidia,tegra20-ehci",
80 .compatible = "nvidia,tegra30-ehci",
83 .compatible = "nvidia,tegra20-udc",
86 .compatible = "nvidia,tegra30-udc",
89 .compatible = "nvidia,tegra114-udc",
92 .compatible = "nvidia,tegra124-udc",
108 dev_err(dev, "can't get ehci reset: %pe\n", rst); in tegra_usb_reset_controller()
112 phy_np = of_parse_phandle(dev->of_node, "nvidia,phy", 0); in tegra_usb_reset_controller()
[all …]
/openbmc/qemu/docs/devel/testing/
H A Dfuzzing.rst5 This document describes the virtual-device fuzzing infrastructure in QEMU and
9 ------
16 is an *in-process* fuzzer. For the developer, this means that it is their
17 responsibility to ensure that state is reset between fuzzing-runs.
20 --------------------
24 Here, enable-asan and enable-ubsan are optional but they allow us to reliably
25 detect bugs such as out-of-bounds accesses, uses-after-free, double-frees
28 CC=clang-8 CXX=clang++-8 /path/to/configure \
29 --enable-fuzzing --enable-asan --enable-ubsan
33 make qemu-fuzz-i386
[all …]
/openbmc/u-boot/drivers/ddr/fsl/
H A Darm_ddr_gen3.c1 // SPDX-License-Identifier: GPL-2.0+
22 * regs has the to-be-set values for DDR controller registers
27 * Dividing the initialization to two steps to deassert DDR reset signal
66 if (regs->ddr_eor) in fsl_ddr_set_memctl_regs()
67 ddr_out32(&ddr->eor, regs->ddr_eor); in fsl_ddr_set_memctl_regs()
70 ddr_out32(&ddr->cs0_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
71 ddr_out32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
72 ddr_out32(&ddr->cs0_config_2, regs->cs[i].config_2); in fsl_ddr_set_memctl_regs()
75 ddr_out32(&ddr->cs1_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
76 ddr_out32(&ddr->cs1_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
[all …]
/openbmc/linux/include/uapi/linux/
H A Dfd.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
19 stretch; /* bit 0 !=0 means double track steps */
28 #define FD_SECTBASE(floppy) ((((floppy)->stretch & FD_SECTBASEMASK) >> 2) ^ 1)
35 #define FD_SIZECODE(floppy) (((((floppy)->rate&FD_SIZECODEMASK)>> 3)+ 2) %8)
36 #define FD_SECTSIZE(floppy) ( (floppy)->rate & FD_2M ? \
50 /* clear user-defined parameters */
54 /* set user-defined parameters for current media */
93 reset, /* maximal number of errors before a reset is tried */ member
100 * ultra cheap floppies ;-)
171 * Auto-detection. Each drive type has eight formats which are
[all …]
/openbmc/bmcweb/redfish-core/schema/dmtf/json-schema/
H A DProcessor.v1_20_1.json4 "$schema": "http://redfish.dmtf.org/schemas/v1/redfish-schema-v1.json",
5 …"copyright": "Copyright 2014-2024 DMTF. For the full DMTF copyright policy, see http://www.dmtf.or…
12 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
26 "#Processor.Reset": {
27 "$ref": "#/definitions/Reset"
34 "description": "The available OEM-specific actions for this resource.",
35 …"longDescription": "This property shall contain the available OEM-specific actions for this resour…
57 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
95 …operties contained in this object shall conform to the Redfish Specification-described requirement…
106 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
[all …]
/openbmc/bmcweb/redfish-core/schema/dmtf/json-schema-installed/
H A DProcessor.v1_20_1.json4 "$schema": "http://redfish.dmtf.org/schemas/v1/redfish-schema-v1.json",
5 …"copyright": "Copyright 2014-2024 DMTF. For the full DMTF copyright policy, see http://www.dmtf.or…
12 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
26 "#Processor.Reset": {
27 "$ref": "#/definitions/Reset"
34 "description": "The available OEM-specific actions for this resource.",
35 …"longDescription": "This property shall contain the available OEM-specific actions for this resour…
57 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
95 …operties contained in this object shall conform to the Redfish Specification-described requirement…
106 "^([a-zA-Z_][a-zA-Z0-9_]*)?@(odata|Redfish|Message)\\.[a-zA-Z_][a-zA-Z0-9_]*$": {
[all …]
/openbmc/linux/arch/arc/kernel/
H A Dentry-compact.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Low Level Interrupts/Traps/Exceptions(non-TLB) Handling for ARCompact ISA
5 * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
6 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
9 * -Userspace unaligned access emulation
12 * -traced syscall return code (r0) was not saved into pt_regs for restoring
13 * into user reg-file when traded task rets to user space.
14 * -syscalls needing arch-wrappers (mainly for passing sp as pt_regs)
15 * were not invoking post-syscall trace hook (jumping directly into
19 * -Vector table jumps (@8 bytes) converted into branches (@4 bytes)
[all …]
/openbmc/linux/drivers/net/wan/
H A Dfarsync.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Actually sync driver for X.21, V.35 and V.24 on FarSync T-series cards
23 * used with the FarSite T-Series cards (T2P & T4P) running in the high
30 * purpose (FarSite T-series).
32 * Finally the device driver needs a short network interface name. Since
75 * FSTCPURESET forces the cards CPU into a reset state and holds it there.
76 * FSTCPURELEASE releases the CPU from this reset state allowing it to run,
77 * the reset vector should be setup before this ioctl is run.
117 unsigned char structure; /* unframed, double, crc4, f4, f12, */
121 unsigned char lineBuildOut; /* 0, -7.5, -15, -22 */
[all …]
/openbmc/linux/Documentation/bpf/
H A Dclassic_vs_extended.rst12 - Number of registers increase from 2 to 10:
15 new layout extends this to be 10 internal registers and a read-only frame
16 pointer. Since 64-bit CPUs are passing arguments to functions via registers
17 the number of args from eBPF program to in-kernel function is restricted
18 to 5 and one register is used to accept return value from an in-kernel
20 sparcv9/mips64 have 7 - 8 registers for arguments; x86_64 has 6 callee saved
25 64-bit architectures.
27 On 32-bit architectures JIT may map programs that use only 32-bit arithmetic
30 R0 - R5 are scratch registers and eBPF program needs spill/fill them if
33 call predefined in-kernel functions, though.
[all …]
/openbmc/linux/drivers/media/platform/verisilicon/
H A Dhantro.h1 /* SPDX-License-Identifier: GPL-2.0 */
8 * Based on s5p-mfc driver by Samsung Electronics Co., Ltd.
19 #include <linux/reset.h>
21 #include <media/v4l2-ctrls.h>
22 #include <media/v4l2-device.h>
23 #include <media/v4l2-ioctl.h>
24 #include <media/v4l2-mem2mem.h>
25 #include <media/videobuf2-core.h>
26 #include <media/videobuf2-dma-contig.h>
45 * struct hantro_irq - irq handler and name
[all …]
/openbmc/linux/drivers/staging/media/atomisp/pci/
H A Dia_css_stream_public.h1 /* SPDX-License-Identifier: GPL-2.0 */
36 IA_CSS_INPUT_MODE_FIFO, /** data from input-fifo */
37 IA_CSS_INPUT_MODE_TPG, /** data from test-pattern generator */
38 IA_CSS_INPUT_MODE_PRBS, /** data from pseudo-random bit stream */
69 int linked_isys_stream_id; /** default value is -1, other value means
127 s32 flash_gpio_pin; /** pin on which the flash is connected, -1 for no flash */
128 int left_padding; /** The number of input-formatter left-paddings, -1 for default from binary.*/
137 This setting needs to be enabled to allow raw buffer locking
155 * This function will reset the stream configuration to the default state:
158 stream_config->online = true;
[all …]
/openbmc/linux/drivers/gpu/drm/solomon/
H A Dssd130x.c1 // SPDX-License-Identifier: GPL-2.0-only
167 return regmap_bulk_write(ssd130x->regmap, SSD130X_DATA, values, count); in ssd130x_write_data()
189 ret = regmap_write(ssd130x->regmap, SSD130X_COMMAND, value); in ssd130x_write_cmd()
192 } while (--count); in ssd130x_write_cmd()
204 u8 col_end = col_start + cols - 1; in ssd130x_set_col_range()
207 if (col_start == ssd130x->col_start && col_end == ssd130x->col_end) in ssd130x_set_col_range()
214 ssd130x->col_start = col_start; in ssd130x_set_col_range()
215 ssd130x->col_end = col_end; in ssd130x_set_col_range()
222 u8 page_end = page_start + pages - 1; in ssd130x_set_page_range()
225 if (page_start == ssd130x->page_start && page_end == ssd130x->page_end) in ssd130x_set_page_range()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c1 // SPDX-License-Identifier: MIT
37 enc1->base.ctx->logger
40 (enc1->regs->reg)
44 enc1->se_shift->field_name, enc1->se_mask->field_name
50 enc1->base.ctx
52 static void enc314_reset_fifo(struct stream_encoder *enc, bool reset) in enc314_reset_fifo() argument
55 uint32_t reset_val = reset ? 1 : 0; in enc314_reset_fifo()
103 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { in enc314_stream_encoder_dvi_set_stream_attribute()
107 cntl.engine_id = enc1->base.id; in enc314_stream_encoder_dvi_set_stream_attribute()
111 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc314_stream_encoder_dvi_set_stream_attribute()
[all …]
/openbmc/linux/arch/powerpc/platforms/pasemi/
H A Dsetup.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2006-2007 PA Semi, Inc
40 /* SDC reset register, must be pre-mapped at reset time */
43 /* Various error status registers, must be pre-mapped at MCE time */
90 platform_device_register_simple("rtc_cmos", -1, rtc_resource, 2); in nemo_init_rtc()
150 /* Remap SDC register for doing reset */ in pas_setup_arch()
214 chip->irq_eoi(&desc->irq_data); in sb600_8259_cascade()
231 irq_set_default_host(mpic->irqhost); in nemo_init_IRQ()
254 for_each_node_by_type(np, "interrupt-controller") in pas_init_IRQ()
255 if (of_device_is_compatible(np, "open-pic")) { in pas_init_IRQ()
[all …]
/openbmc/phosphor-power/phosphor-power-supply/
H A Dpower_supply.cpp56 bindDevice.append("-"); in PowerSupply()
69 // GPIOs are in use by the kernel, meaning it is using gpio-keys. in PowerSupply()
70 // So, I should rely on phosphor-gpio-presence to update D-Bus, and in PowerSupply()
73 // Setup the functions to call when the D-Bus inventory path for the in PowerSupply()
79 [this](auto& msg) { this->inventoryChanged(msg); }); in PowerSupply()
85 [this](auto& msg) { this->inventoryAdded(msg); }); in PowerSupply()
175 std::format("D-Bus property {} access failure exception", in updatePresence()
187 if (presenceGPIO->read() > 0) in updatePresenceGPIO()
217 pmbusIntf->findHwmonDir(); in updatePresenceGPIO()
479 // IBM MFR_SPECIFIC[7] is 12V Current-Share fault. in determineMFRFault()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c36 enc1->base.ctx->logger
39 (enc1->regs->reg)
43 enc1->se_shift->field_name, enc1->se_mask->field_name
49 enc1->base.ctx
70 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { in enc32_stream_encoder_dvi_set_stream_attribute()
74 cntl.engine_id = enc1->base.id; in enc32_stream_encoder_dvi_set_stream_attribute()
78 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in enc32_stream_encoder_dvi_set_stream_attribute()
81 if (enc1->base.bp->funcs->encoder_control( in enc32_stream_encoder_dvi_set_stream_attribute()
82 enc1->base.bp, &cntl) != BP_RESULT_OK) in enc32_stream_encoder_dvi_set_stream_attribute()
90 //DIG_BE_TMDS_DVI_MODE : TMDS-DVI mode is already set in link_encoder_setup in enc32_stream_encoder_dvi_set_stream_attribute()
[all …]

12345678910>>...16