| /openbmc/linux/arch/arm/boot/dts/marvell/ |
| H A D | armada-385-turris-omnia.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 * Copyright (C) 2016 Uwe Kleine-König <uwe@kleine-koenig.org>
8 * Schematic available at https://www.turris.cz/doc/_media/rtrom01-schema.pdf
11 /dts-v1/;
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/leds/common.h>
16 #include "armada-385.dtsi"
20 compatible = "cznic,turris-omnia", "marvell,armada385", "marvell,armada380";
23 stdout-path = &uart0;
[all …]
|
| /openbmc/linux/Documentation/arch/s390/ |
| H A D | pci.rst | 1 .. SPDX-License-Identifier: GPL-2.0
8 - Pierre Morel
17 -----------------------
25 Ignore the RID field and force use of one PCI domain per PCI function.
28 ---------------
36 - /sys/kernel/debug/s390dbf/pci_msg/sprintf
52 The slot entries are set up using the function identifier (FID) of the
53 PCI function. The format depicted as XXXXXXXX above is 8 hexadecimal digits
56 - /sys/bus/pci/slots/XXXXXXXX/power
58 A physical function that currently supports a virtual function cannot be
[all …]
|
| /openbmc/linux/include/linux/ |
| H A D | xz.h | 5 * Igor Pavlov <https://7-zip.org/>
28 * enum xz_mode - Operation mode
30 * @XZ_SINGLE: Single-call mode. This uses less RAM than
31 * multi-call modes, because the LZMA2
36 * @XZ_PREALLOC: Multi-call mode with preallocated LZMA2
40 * @XZ_DYNALLOC: Multi-call mode. The LZMA2 dictionary is
59 * enum xz_ret - Return codes
62 * return code is possible only in multi-call mode
66 * is still possible in multi-call mode by simply
81 * only in multi-call mode (XZ_PREALLOC or
[all …]
|
| H A D | cpuhotplug.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
8 * CPU-up CPU-down
15 * BRINGUP_CPU->AP_OFFLINE BRINGUP_CPU <- AP_IDLE_DEAD (idle thread/play_dead)
17 * v (IRQ-off) ,---------------^
19 * | TEARDOWN_CPU <- AP_ONLINE_IDLE
30 * CPU_ONLINE - 1 down to CPUHP_OFFLINE.
52 * for the @state argument of the setup function.
54 * See Documentation/core-api/cpu_hotplug.rst for further information and
58 CPUHP_INVALID = -1,
273 * cpuhp_setup_state - Setup hotplug state callbacks with calling the @startup
[all …]
|
| /openbmc/linux/arch/powerpc/boot/dts/ |
| H A D | turris1x.dts | 1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright 2013 - 2022 CZ.NIC z.s.p.o. (http://www.nic.cz/)
8 * and available at: https://docs.turris.cz/hw/turris-1x/turris-1x/
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include <dt-bindings/leds/common.h>
14 /include/ "fsl/p2020si-pre.dtsi"
41 gpio-controller@18 {
45 #gpio-cells = <2>;
46 gpio-controller;
[all …]
|
| /openbmc/linux/Documentation/core-api/ |
| H A D | xarray.rst | 1 .. SPDX-License-Identifier: GPL-2.0+
15 next or previous entry in a cache-efficient manner. In contrast to a
17 order to grow the array. It is more memory-efficient, parallelisable
18 and cache friendly than a doubly-linked list. It takes advantage of
28 Normal pointers may be stored in the XArray directly. They must be 4-byte
30 alloc_page(). It isn't true for arbitrary user-space pointers,
31 nor for function pointers. You can store pointers to statically allocated
54 the range. Storing to any index will store to all of them. Multi-index
63 allocated ones. A freshly-initialised XArray contains a ``NULL``
82 returns ``-EBUSY`` if the entry is not empty.
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/leds/ |
| H A D | cznic,turris-omnia-leds.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/leds/cznic,turris-omnia-leds.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Marek Behún <kabel@kernel.org>
20 const: cznic,turris-omnia-leds
26 "#address-cells":
29 "#size-cells":
33 "^multi-led@[0-9a-b]$":
35 $ref: leds-class-multicolor.yaml#
[all …]
|
| H A D | leds-lp50xx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-lp50xx.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Davis <afd@ti.com>
13 The LP50XX is multi-channel, I2C RGB LED Drivers that can group RGB LEDs into
27 - ti,lp5009
28 - ti,lp5012
29 - ti,lp5018
30 - ti,lp5024
[all …]
|
| H A D | leds-pwm-multicolor.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-pwm-multicolor.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Multi-color LEDs connected to PWM
10 - Sven Schwermer <sven.schwermer@disruptive-technologies.com>
13 This driver combines several monochrome PWM LEDs into one multi-color
18 const: pwm-leds-multicolor
20 multi-led:
22 $ref: leds-class-multicolor.yaml#
[all …]
|
| H A D | leds-qcom-lpg.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-qcom-lpg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
20 - enum:
21 - qcom,pm660l-lpg
22 - qcom,pm8150b-lpg
23 - qcom,pm8150l-lpg
24 - qcom,pm8350c-pwm
[all …]
|
| H A D | leds-mt6360.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-mt6360.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Gene Chen <gene_chen@richtek.com>
15 Add MT6360 LED driver include 2-channel Flash LED with torch/strobe mode,
16 and 4-channel RGB LED support Register/Flash/Breath Mode
20 const: mediatek,mt6360-led
22 "#address-cells":
25 "#size-cells":
[all …]
|
| H A D | leds-group-multicolor.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-group-multicolor.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Multi-color LED built with monochromatic LEDs
10 - Jean-Jacques Hiblot <jjhiblot@traphandler.com>
13 This driver combines several monochromatic LEDs into one multi-color
18 const: leds-group-multicolor
23 $ref: /schemas/types.yaml#/definitions/phandle-array
26 - leds
[all …]
|
| /openbmc/u-boot/doc/driver-model/ |
| H A D | pmic-framework.txt | 2 # (C) Copyright 2014-2015 Samsung Electronics
5 # SPDX-License-Identifier: GPL-2.0+
18 This is an introduction to driver-model multi uclass PMIC IC's support.
20 - UCLASS_PMIC - basic uclass type for PMIC I/O, which provides common
22 - UCLASS_REGULATOR - additional uclass type for specific PMIC features,
27 - drivers/power/pmic/pmic-uclass.c
28 - include/power/pmic.h
30 - drivers/power/regulator/regulator-uclass.c
31 - include/power/regulator.h
34 - common/cmd_pmic.c
[all …]
|
| /openbmc/u-boot/drivers/gpio/ |
| H A D | mvmfp.c | 1 // SPDX-License-Identifier: GPL-2.0+
5 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>,
16 * On most of Marvell SoCs (ex. ARMADA100) there is Multi-Funtion-Pin
17 * configuration registers to configure each GPIO/Function pin on the
20 * This function reads the array of values for
22 * Multi-Function Pin registers.
23 * It supports - Alternate Function Selection programming.
51 * perform a read-back of any MFPR register to make sure the in mfp_config()
|
| /openbmc/linux/fs/ntfs/ |
| H A D | mst.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * mst.c - NTFS multi sector transfer protection handling code. Part of the
4 * Linux-NTFS project.
6 * Copyright (c) 2001-2004 Anton Altaparmakov
12 * post_read_mst_fixup - deprotect multi sector transfer protected data
16 * Perform the necessary post read multi sector transfer fixup and detect the
17 * presence of incomplete multi sector transfers. - In that case, overwrite the
21 * Return 0 on success and -EINVAL on error ("BAAD" magic will be present).
34 usa_ofs = le16_to_cpu(b->usa_ofs); in post_read_mst_fixup()
36 usa_count = le16_to_cpu(b->usa_count) - 1; in post_read_mst_fixup()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/mfd/ |
| H A D | retu.txt | 1 * Device tree bindings for Nokia Retu and Tahvo multi-function device
3 Retu and Tahvo are a multi-function devices found on Nokia Internet
9 - compatible: "nokia,retu" or "nokia,tahvo"
10 - reg: Specifies the CBUS slave address of the ASIC chip
11 - interrupts: The interrupt line the device is connected to
16 compatible = "i2c-cbus-gpio";
20 interrupt-parent = <&gpio4>;
|
| H A D | st,stmfx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: STMicroelectonics Multi-Function eXpander (STMFX)
9 description: ST Multi-Function eXpander (STMFX) is a slave controller using I2C for
15 - Amelie Delaunay <amelie.delaunay@foss.st.com>
19 const: st,stmfx-0300
27 drive-open-drain: true
29 vdd-supply: true
36 const: st,stmfx-0300-pinctrl
[all …]
|
| H A D | xylon,logicvc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Xylon LogiCVC multi-function device
11 - Paul Kocialkowski <paul.kocialkowski@bootlin.com>
15 As a result, a multi-function device is exposed as parent of the display
21 - enum:
22 - xylon,logicvc-3.02.a
23 - const: syscon
24 - const: simple-mfd
[all …]
|
| /openbmc/u-boot/include/ |
| H A D | adc.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */
10 /* ADC_CHANNEL() - ADC channel bit mask, to select only required channels */
13 /* The last possible selected channel with 32-bit mask */
19 * - ADC_DATA_FORMAT_BIN - binary offset
20 * - ADC_DATA_FORMAT_2S - two's complement
31 * struct adc_channel - structure to hold channel conversion data.
32 * Useful to keep the result of a multi-channel conversion output.
34 * @id - channel id
35 * @data - channel conversion data
43 * struct adc_uclass_platdata - basic ADC info
[all …]
|
| /openbmc/linux/drivers/isdn/hardware/mISDN/ |
| H A D | hfc_multi_8xx.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
20 const char *function, int line) in HFC_outb_embsd() argument
25 hc->immap->im_ioport.iop_padat |= PA_XHFC_A0; in HFC_outb_embsd()
26 writeb(reg, hc->xhfc_memaddr); in HFC_outb_embsd()
27 hc->immap->im_ioport.iop_padat &= ~(PA_XHFC_A0); in HFC_outb_embsd()
28 writeb(val, hc->xhfc_memdata); in HFC_outb_embsd()
32 HFC_inb_embsd(struct hfc_multi *hc, u_char reg, const char *function, int line) in HFC_inb_embsd() argument
37 hc->immap->im_ioport.iop_padat |= PA_XHFC_A0; in HFC_inb_embsd()
38 writeb(reg, hc->xhfc_memaddr); in HFC_inb_embsd()
39 hc->immap->im_ioport.iop_padat &= ~(PA_XHFC_A0); in HFC_inb_embsd()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | atmel,at91-pinctrl.txt | 10 Please refer to pinctrl-bindings.txt in this directory for details of the
15 used for a specific device or function. This node represents both mux and config
16 of the pins in that group. The 'pins' selects the function mode(also named pin
18 such as pull-up, multi drive, etc.
21 - compatible: "atmel,at91rm9200-pinctrl" or "atmel,at91sam9x5-pinctrl"
22 or "atmel,sama5d3-pinctrl" or "microchip,sam9x60-pinctrl"
23 - atmel,mux-mask: array of mask (periph per bank) to describe if a pin can be
45 From the datasheet Table 10-2.
83 - atmel,pins: 4 integers array, represents a group of pins mux and config
90 MULTIDRIVE (1 << 1): indicate this pin needs to be configured as multi-drive.
[all …]
|
| /openbmc/u-boot/doc/device-tree-bindings/timer/ |
| H A D | atcpit100_timer.txt | 2 ------------------------------------------------------------------
6 This timer is a set of compact multi-function timers, which can be
10 multi-function timer and provide the following usage scenarios:
11 One 32-bit timer
12 Two 16-bit timers
13 Four 8-bit timers
14 One 16-bit PWM
15 One 16-bit timer and one 8-bit PWM
16 Two 8-bit timer and one 8-bit PWM
19 - compatible : Should be "andestech,atcpit100"
[all …]
|
| /openbmc/linux/drivers/firmware/arm_scmi/ |
| H A D | protocols.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
5 * and function prototypes used in all the different SCMI protocols.
39 * struct scmi_msg_resp_prot_version - Response for a message
56 * struct scmi_msg - Message(Tx/Rx) structure
67 * struct scmi_msg_hdr - Message(Tx/Rx) header
89 * struct scmi_xfer - Structure representing a message flow
94 * @rx: Receive message, the buffer should be pre-allocated to store
95 * message. If request-ACK protocol is used, we can reuse the same
108 * though the timed-out transaction will anyway cause the command
109 * request to be reported as failed by time-out, the underlying xfer
[all …]
|
| /openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/State/ |
| H A D | README.md | 5 The goal of the phosphor-state-manager repository is to control and track the
32 power to the chassis. The Chassis being on is a pre-req to the Host being
66 In multi-host or multi-chassis system, instance number can be used from 1-N, as
67 0 is reserved for complete system. In multi chassis system this can be named as
88 multi-chassis system, starting counting from 1 rather than 0 would avoid this
91 to function on this multi-chassis system.
99 that code will continue to function, or error out rather than doing something
120 spec (DSP0249, Section 6.3, State Sets Tables, Table 7 – Boot-Related State
121 Sets, Set ID - 196 Boot Progress).
124 …https://github.com/openbmc/docs/blob/master/architecture/openbmc-systemd.md#error-handling-of-syst…
[all …]
|
| /openbmc/u-boot/doc/device-tree-bindings/pinctrl/ |
| H A D | marvell,mvebu-pinctrl.txt | 1 The pinctrl driver enables Marvell Armada 8K SoCs to configure the multi-purpose
2 pins (mpp) to a specific function.
4 be used for a specific device or function. Each node requires one or more
5 mpp pins or group of pins and a mpp function common to all pins.
8 - compatible: "marvell,mvebu-pinctrl",
9 "marvell,ap806-pinctrl",
10 "marvell,armada-7k-pinctrl",
11 "marvell,armada-8k-cpm-pinctrl",
12 "marvell,armada-8k-cps-pinctrl"
13 - bank-name: A string defining the pinc controller bank name
[all …]
|