/openbmc/u-boot/doc/device-tree-bindings/net/ |
H A D | stmmac.txt | 4 - compatible: Should be "snps,dwmac-<ip_version>" "snps,dwmac" 5 For backwards compatibility: "st,spear600-gmac" is also supported. 6 - reg: Address and length of the register set for the device 7 - interrupt-parent: Should be the phandle for the interrupt controller 9 - interrupts: Should contain the STMMAC interrupts 10 - interrupt-names: Should contain the interrupt names "macirq" 13 - phy-mode: See ethernet.txt file in the same directory. 14 - snps,reset-gpio gpio number for phy reset. 15 - snps,reset-active-low boolean flag to indicate if phy reset is active low. 16 - snps,reset-delays-us is triplet of delays [all …]
|
/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/ |
H A D | tc_restrictions.sh | 2 # SPDX-License-Identifier: GPL-2.0 41 # It is forbidden in mlxsw driver to have mixed-bound 66 check_fail $? "Incorrect success to add drop rule to mixed bound block" 90 # egress-bound block. 116 check_fail $? "Incorrect success to add redirect rule to mixed bound block" 172 # bound on egress. Spectrum-1 specific restriction 199 # On ingress, all matchall-mirror and matchall-sample 254 # On egress, all matchall-mirror rules have to be behind the flower rules 320 action police rate 0.5kbit burst 1m conform-exceed drop/ok 325 action police rate 2.5tbit burst 1g conform-exceed drop/ok [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | snps,dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alexandre Torgue <alexandre.torgue@foss.st.com> 11 - Giuseppe Cavallaro <peppe.cavallaro@st.com> 12 - Jose Abreu <joabreu@synopsys.com> 23 - snps,dwmac 24 - snps,dwmac-3.40a 25 - snps,dwmac-3.50a 26 - snps,dwmac-3.610 [all …]
|
H A D | sti-dwmac.txt | 10 - compatible : "st,stih407-dwmac" 11 - st,syscon : Should be phandle/offset pair. The phandle to the syscon node which 13 - st,gmac_en: this is to enable the gmac into a dedicated sysctl control 15 - pinctrl-0: pin-control for all the MII mode supported. 18 - resets : phandle pointing to the system reset controller with correct 20 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or 22 - st,tx-retime-src: This specifies which clk is wired up to the mac for 26 - sti-ethclk: this is the phy clock. 27 - sti-clkconf: this is an extra sysconfig register, available in new SoCs, 29 - st,gmac_en: to enable the GMAC, this only is present in some SoCs; e.g. [all …]
|
H A D | stm32-dwmac.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/net/stm32-dwmac.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Alexandre Torgue <alexandre.torgue@foss.st.com> 12 - Christophe Roullier <christophe.roullier@foss.st.com> 23 - st,stm32-dwmac 24 - st,stm32mp1-dwmac 26 - compatible 29 - $ref: snps,dwmac.yaml# [all …]
|
/openbmc/linux/drivers/net/ethernet/stmicro/stmmac/ |
H A D | dwmac1000_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 This is the driver for the GMAC on-chip Ethernet controller for ST SoCs. 9 Copyright (C) 2007-2009 STMicroelectronics Ltd 24 pr_info("dwmac1000: Master AXI performs %s burst length\n", in dwmac1000_dma_axi() 27 if (axi->axi_lpi_en) in dwmac1000_dma_axi() 29 if (axi->axi_xit_frm) in dwmac1000_dma_axi() 33 value |= (axi->axi_wr_osr_lmt & DMA_AXI_WR_OSR_LMT_MASK) << in dwmac1000_dma_axi() 37 value |= (axi->axi_rd_osr_lmt & DMA_AXI_RD_OSR_LMT_MASK) << in dwmac1000_dma_axi() 40 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac1000_dma_axi() 45 switch (axi->axi_blen[i]) { in dwmac1000_dma_axi() [all …]
|
H A D | dwmac1000.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 Copyright (C) 2007-2009 STMicroelectronics Ltd 23 #define GMAC_WAKEUP_FILTER 0x00000028 /* Wake-up Frame Filter */ 79 #define GMAC_ADDR_HIGH(reg) ((reg > 15) ? 0x00000800 + (reg - 16) * 8 : \ 81 #define GMAC_ADDR_LOW(reg) ((reg > 15) ? 0x00000804 + (reg - 16) * 8 : \ 108 #define GMAC_CONTROL_BE 0x00200000 /* Frame Burst Enable */ 119 #define GMAC_CONTROL_LM 0x00001000 /* Loop-back mode */ 177 #define GMAC_DEBUG_RXFSTS_MASK GENMASK(9, 8) /* MTL Rx FIFO Fill-level */ 196 /*--- DMA BLOCK defines ---*/ 201 /* Programmable burst length (passed thorugh platform)*/ [all …]
|
H A D | dwmac4_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs. 23 pr_info("dwmac4: Master AXI performs %s burst length\n", in dwmac4_dma_axi() 26 if (axi->axi_lpi_en) in dwmac4_dma_axi() 28 if (axi->axi_xit_frm) in dwmac4_dma_axi() 32 value |= (axi->axi_wr_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi() 36 value |= (axi->axi_rd_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi() 39 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac4_dma_axi() 44 switch (axi->axi_blen[i]) { in dwmac4_dma_axi() 77 const struct dwmac4_addrs *dwmac4_addrs = priv->plat->dwmac4_addrs; in dwmac4_dma_init_rx_chan() [all …]
|
H A D | stmmac_platform.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 Copyright (C) 2007-2011 STMicroelectronics Ltd 26 * dwmac1000_validate_mcast_bins - validates the number of Multicast filter bins 57 * dwmac1000_validate_ucast_entries - validate the Unicast address entries 88 * stmmac_axi_setup - parse DT parameters for programming the AXI register 91 * if required, from device-tree the AXI internal register can be tuned 99 np = of_parse_phandle(pdev->dev.of_node, "snps,axi-config", 0); in stmmac_axi_setup() 103 axi = devm_kzalloc(&pdev->dev, sizeof(*axi), GFP_KERNEL); in stmmac_axi_setup() 106 return ERR_PTR(-ENOMEM); in stmmac_axi_setup() 109 axi->axi_lpi_en = of_property_read_bool(np, "snps,lpi_en"); in stmmac_axi_setup() [all …]
|
/openbmc/linux/Documentation/networking/device_drivers/ethernet/stmicro/ |
H A D | stmmac.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 13 - In This Release 14 - Feature List 15 - Kernel Configuration 16 - Command Line Parameters 17 - Driver Information and Notes 18 - Debug Information 19 - Support 33 (and older) and DesignWare(R) Cores Ethernet Quality-of-Service version 4.0 35 DesignWare(R) Cores XGMAC - 10G Ethernet MAC and DesignWare(R) Cores [all …]
|
/openbmc/linux/drivers/comedi/drivers/ |
H A D | das1800.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Comedi driver for Keithley DAS-1700/DAS-1800 series boards 6 * COMEDI - Linux Control and Measurement Device Interface 14 * Devices: [Keithley Metrabyte] DAS-1701ST (das-1701st), 15 * DAS-1701ST-DA (das-1701st-da), DAS-1701/AO (das-1701ao), 16 * DAS-1702ST (das-1702st), DAS-1702ST-DA (das-1702st-da), 17 * DAS-1702HR (das-1702hr), DAS-1702HR-DA (das-1702hr-da), 18 * DAS-1702/AO (das-1702ao), DAS-1801ST (das-1801st), 19 * DAS-1801ST-DA (das-1801st-da), DAS-1801HC (das-1801hc), 20 * DAS-1801AO (das-1801ao), DAS-1802ST (das-1802st), [all …]
|
H A D | adl_pci9118.c | 1 // SPDX-License-Identifier: GPL-2.0 6 * card: PCI-9118DG, PCI-9118HG, PCI-9118HR 15 * Description: Adlink PCI-9118DG, PCI-9118HG, PCI-9118HR 17 * Devices: [ADLink] PCI-9118DG (pci9118dg), PCI-9118HG (pci9118hg), 18 * PCI-9118HR (pci9118hr) 25 * - If cmd->scan_begin_src=TRIG_EXT then trigger input is TGIN (pin 46). 26 * - If cmd->convert_src=TRIG_EXT then trigger input is EXTTRG (pin 44). 27 * - If cmd->start_src/stop_src=TRIG_EXT then trigger input is TGIN (pin 46). 28 * - It is not necessary to have cmd.scan_end_arg=cmd.chanlist_len but 30 * - If return value of cmdtest is 5 then you've bad channel list [all …]
|
/openbmc/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3568.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 12 compatible = "rockchip,rk3568-dwc-ahci", "snps,dwc-ahci"; 16 clock-names = "sata", "pmalive", "rxoob"; 19 phy-names = "sata-phy"; 20 ports-implemented = <0x1>; 21 power-domains = <&power RK3568_PD_PIPE>; 26 compatible = "rockchip,rk3568-pipe-phy-grf", "syscon"; 31 compatible = "rockchip,rk3568-qos", "syscon"; 36 compatible = "rockchip,rk3568-qos", "syscon"; 41 compatible = "rockchip,rk3568-qos", "syscon"; [all …]
|
H A D | rk3588.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "rk3588-pinctrl.dtsi" 11 compatible = "rockchip,rk3588-pcie3-phy-grf", "syscon"; 16 compatible = "rockchip,rk3588-pipe-phy-grf", "syscon"; 21 compatible = "rockchip,rk3588-i2s-tdm"; 25 clock-names = "mclk_tx", "mclk_rx", "hclk"; 26 assigned-clocks = <&cru CLK_I2S8_8CH_TX_SRC>; 27 assigned-clock-parents = <&cru PLL_AUPLL>; 29 dma-names = "tx"; 30 power-domains = <&power RK3588_PD_VO0>; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | stm32f746.dtsi | 2 * Copyright 2016 - Michael Kurz <michi.kurz@gmail.com> 3 * Copyright 2016 - Vikas MANOCHA <vikas.manocha@st.com> 7 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 9 * This file is dual-licensed: you can use it either under the terms 48 #include "armv7-m.dtsi" 49 #include <dt-bindings/pinctrl/stm32f746-pinfunc.h> 50 #include <dt-bindings/clock/stm32fx-clock.h> 51 #include <dt-bindings/mfd/stm32f7-rcc.h> 55 clk_hse: clk-hse { 56 #clock-cells = <0>; [all …]
|
H A D | stm32f429.dtsi | 2 * Copyright (C) 2015, STMicroelectronics - All Rights Reserved 5 * This file is dual-licensed: you can use it either under the terms 45 #include "armv7-m.dtsi" 46 #include <dt-bindings/clock/stm32fx-clock.h> 47 #include <dt-bindings/mfd/stm32f4-rcc.h> 51 clk_hse: clk-hse { 52 #clock-cells = <0>; 53 compatible = "fixed-clock"; 54 clock-frequency = <0>; 57 clk_lse: clk-lse { [all …]
|
/openbmc/linux/Documentation/driver-api/dmaengine/ |
H A D | client.rst | 8 ``Documentation/crypto/async-tx-api.rst`` 11 Below is a guide to device driver writers on how to use the Slave-DMA API of the 19 - Allocate a DMA slave channel 21 - Set slave and controller specific parameters 23 - Get a descriptor for transaction 25 - Submit the transaction 27 - Issue pending requests and wait for callback notification 40 .. code-block:: c 56 DMA direction, DMA addresses, bus widths, DMA burst lengths etc 66 .. code-block:: c [all …]
|
/openbmc/linux/drivers/dma/ |
H A D | nbpfaxi.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2013-2014 Renesas Electronics Europe Ltd. 10 #include <linux/dma-mapping.h> 22 #include <dt-bindings/dma/nbpfaxi.h> 104 * 1. high-level descriptor, containing a struct dma_async_tx_descriptor object 108 * allocated from coherent memory - one per SG segment 111 * together with link descriptors as mixed (DMA / CPU) objects, or (b) 115 * Therefore for both cases (a) and (b) at run-time objects (2) and (3) shall be 142 * struct nbpf_desc - DMA transfer descriptor 161 #define NBPF_DESCS_PER_PAGE ((PAGE_SIZE - sizeof(struct list_head)) / \ [all …]
|
/openbmc/linux/arch/arm/boot/dts/rockchip/ |
H A D | rv1126.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rockchip,rv1126-cru.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rockchip,rv1126-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
/openbmc/linux/include/linux/ |
H A D | dmaengine.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved. 18 * typedef dma_cookie_t - an opaque DMA cookie 31 * enum dma_status - DMA transaction status 46 * enum dma_transaction_type - DMA transaction types/indexes 73 * enum dma_transfer_direction - dma transfer mode and direction indicator 89 * ---------------------------- 91 * The gap(in bytes) between two chunks is called inter-chunk-gap(ICG). 96 * it is to be repeated and other per-transfer attributes. 103 * | Frame-1 | Frame-2 | ~ | Frame-'numf' | [all …]
|
/openbmc/linux/drivers/memory/ |
H A D | omap-gpmc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2005-2006 Nokia Corporation 10 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com> 32 #include <linux/omap-gpmc.h> 36 #include <linux/platform_data/mtd-nand-omap2.h> 38 #define DEVICE_NAME "omap-gpmc" 257 /* Define chip-selects as reserved by default until probe completes */ 305 * gpmc_get_clk_period - get period of selected clock domain in ps 342 return (time_ns * 1000 + tick_ps - 1) / tick_ps; in gpmc_ns_to_clk_ticks() 357 return (time_ps + tick_ps - 1) / tick_ps; in gpmc_ps_to_ticks() [all …]
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | stm32f429.dtsi | 2 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 4 * This file is dual-licensed: you can use it either under the terms 22 * MA 02110-1301 USA 48 #include "../armv7-m.dtsi" 49 #include <dt-bindings/clock/stm32fx-clock.h> 50 #include <dt-bindings/mfd/stm32f4-rcc.h> 53 #address-cells = <1>; 54 #size-cells = <1>; 57 clk_hse: clk-hse { 58 #clock-cells = <0>; [all …]
|
/openbmc/linux/net/ipv4/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 40 so-called IP spoofing, however it can pose problems if you use 42 than packets from that host to you) or if you operate a non-routing 52 <file:Documentation/networking/ip-sysctl.rst>. 71 address into account. Furthermore, the TOS (Type-Of-Service) field 89 equal "cost" and chooses one of them in a non-deterministic fashion 132 <file:Documentation/admin-guide/nfs/nfsroot.rst> for details. 147 Read <file:Documentation/admin-guide/nfs/nfsroot.rst> for details. 160 <file:Documentation/admin-guide/nfs/nfsroot.rst> for details. 173 mobile-IP facilities (allowing laptops to seamlessly move between [all …]
|
/openbmc/linux/drivers/net/wireless/st/cw1200/ |
H A D | wsm.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * WSM host interface (HI) interface for ST-Ericsson CW1200 mac80211 drivers 5 * Copyright (c) 2010, ST-Ericsson 9 * Copyright (C) ST-Ericsson SA 2010 21 /* Radio band 2.412 -2.484 GHz. */ 24 /* Radio band 4.9375-5.8250 GHz. */ 28 /* 1 Mbps ERP-DSSS */ 31 /* 2 Mbps ERP-DSSS */ 34 /* 5.5 Mbps ERP-CCK */ 37 /* 11 Mbps ERP-CCK */ [all …]
|
/openbmc/linux/drivers/net/hyperv/ |
H A D | netvsc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 38 struct hv_device *dev = net_device_ctx->device_ctx; in netvsc_switch_datapath() 39 struct netvsc_device *nv_dev = rtnl_dereference(net_device_ctx->nvdev); in netvsc_switch_datapath() 40 struct nvsp_message *init_pkt = &nv_dev->channel_init_pkt; in netvsc_switch_datapath() 45 net_device_ctx->data_path_is_vf = vf; in netvsc_switch_datapath() 48 init_pkt->hdr.msg_type = NVSP_MSG4_TYPE_SWITCH_DATA_PATH; in netvsc_switch_datapath() 50 init_pkt->msg.v4_msg.active_dp.active_datapath = in netvsc_switch_datapath() 53 init_pkt->msg.v4_msg.active_dp.active_datapath = in netvsc_switch_datapath() 59 ret = vmbus_sendpacket(dev->channel, init_pkt, in netvsc_switch_datapath() 68 if (ret != -EAGAIN) { in netvsc_switch_datapath() [all …]
|