Home
last modified time | relevance | path

Searched +full:imx6q +full:- +full:pcie (Results 1 – 25 of 55) sorted by relevance

123

/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dfsl,imx6q-pcie-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale i.MX6 PCIe RC/EP controller
10 - Lucas Stach <l.stach@pengutronix.de>
11 - Richard Zhu <hongxing.zhu@nxp.com>
14 Generic Freescale i.MX PCIe Root Port and Endpoint controller
22 clock-names:
26 num-lanes:
[all …]
H A Dfsl,imx6q-pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale i.MX6 PCIe host controller
10 - Lucas Stach <l.stach@pengutronix.de>
11 - Richard Zhu <hongxing.zhu@nxp.com>
14 This PCIe host controller is based on the Synopsys DesignWare PCIe IP
15 and thus inherits all the common properties defined in snps,dw-pcie.yaml.
19 See fsl,imx6q-pcie-ep.yaml for details on the Endpoint mode device tree
[all …]
H A Dfsl,imx6q-pcie-ep.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie-ep.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale i.MX6 PCIe Endpoint controller
10 - Lucas Stach <l.stach@pengutronix.de>
11 - Richard Zhu <hongxing.zhu@nxp.com>
14 This PCIe controller is based on the Synopsys DesignWare PCIe IP and
15 thus inherits all the common properties defined in snps,dw-pcie-ep.yaml.
22 - fsl,imx8mm-pcie-ep
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dimx6qp.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 #include "imx6q.dtsi"
10 compatible = "mmio-sram";
16 compatible = "mmio-sram";
21 aips-bus@2100000 {
23 compatible = "fsl,imx6qp-pre";
27 clock-names = "axi";
32 compatible = "fsl,imx6qp-pre";
36 clock-names = "axi";
41 compatible = "fsl,imx6qp-pre";
[all …]
H A Dimx6qdl.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/imx6qdl-clock.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
14 * pre-existing /chosen node to be available to insert the
16 * Also for U-Boot there must be a pre-existing /memory node.
55 compatible = "fsl,imx-ckil", "fixed-clock";
56 #clock-cells = <0>;
57 clock-frequency = <32768>;
[all …]
H A Dimx6q-cm-fx6.dts6 * This file is dual-licensed: you can use it either under the terms
44 /dts-v1/;
45 #include <dt-bindings/gpio/gpio.h>
46 #include "imx6q.dtsi"
49 model = "CompuLab CM-FX6";
50 compatible = "compulab,cm-fx6", "fsl,imx6q";
57 compatible = "gpio-leds";
59 heartbeat-led {
62 linux,default-trigger = "heartbeat";
67 pinctrl-names = "default";
[all …]
H A Dimx6sx.dtsi9 #include <dt-bindings/clock/imx6sx-clock.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include "imx6sx-pinfunc.h"
55 #address-cells = <1>;
56 #size-cells = <0>;
59 compatible = "arm,cortex-a9";
62 next-level-cache = <&L2>;
63 operating-points = <
[all …]
/openbmc/linux/drivers/pci/controller/dwc/
H A Dpci-imx6.c1 // SPDX-License-Identifier: GPL-2.0
3 * PCIe host controller driver for Freescale i.MX6 SoCs
17 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
18 #include <linux/mfd/syscon/imx7-iomuxc-gpr.h>
36 #include "pcie-designware.h"
45 #define to_imx6_pcie(x) dev_get_drvdata((x)->dev)
48 IMX6Q, enumerator
80 struct clk *pcie; member
97 /* power domain for pcie */
99 /* power domain for pcie phy */
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qp.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 #include "imx6q.dtsi"
10 compatible = "mmio-sram";
13 #address-cells = <1>;
14 #size-cells = <1>;
19 compatible = "mmio-sram";
22 #address-cells = <1>;
23 #size-cells = <1>;
29 compatible = "fsl,imx6qp-pre";
33 clock-names = "axi";
[all …]
H A Dimx6q-apalis-eval.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2014-2022 Toradex
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "imx6q.dtsi"
14 #include "imx6qdl-apalis.dtsi"
17 model = "Toradex Apalis iMX6Q/D Module on Apalis Evaluation Board";
18 compatible = "toradex,apalis_imx6q-eval", "toradex,apalis_imx6q",
[all …]
H A Dimx6q-phytec-mira-rdk-emmc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
8 #include "imx6q.dtsi"
9 #include "imx6qdl-phytec-phycore-som.dtsi"
10 #include "imx6qdl-phytec-mira.dtsi"
11 #include "imx6qdl-phytec-mira-peb-eval-01.dtsi"
12 #include "imx6qdl-phytec-mira-peb-av-02.dtsi"
13 #include "imx6qdl-phytec-mira-peb-wlbt-05.dtsi"
16 model = "PHYTEC phyBOARD-Mira Quad Carrier-Board with eMMC";
17 compatible = "phytec,imx6q-pbac06-emmc", "phytec,imx6q-pbac06",
[all …]
H A Dimx6q-phytec-mira-rdk-nand.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
8 #include "imx6q.dtsi"
9 #include "imx6qdl-phytec-phycore-som.dtsi"
10 #include "imx6qdl-phytec-mira.dtsi"
11 #include "imx6qdl-phytec-mira-peb-eval-01.dtsi"
12 #include "imx6qdl-phytec-mira-peb-av-02.dtsi"
13 #include "imx6qdl-phytec-mira-peb-wlbt-05.dtsi"
16 model = "PHYTEC phyBOARD-Mira Quad Carrier-Board with NAND";
17 compatible = "phytec,imx6q-pbac06-nand", "phytec,imx6q-pbac06",
[all …]
H A Dimx6qdl.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/imx6qdl-clock.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
15 * pre-existing /chosen node to be available to insert the
58 compatible = "fixed-clock";
59 #clock-cells = <0>;
60 clock-frequency = <32768>;
[all …]
H A Dimx6q-cm-fx6.dts6 * This file is dual-licensed: you can use it either under the terms
44 /dts-v1/;
45 #include <dt-bindings/gpio/gpio.h>
46 #include <dt-bindings/sound/fsl-imx-audmux.h>
47 #include "imx6q.dtsi"
50 model = "CompuLab CM-FX6";
51 compatible = "compulab,cm-fx6", "fsl,imx6q";
59 compatible = "gpio-leds";
61 heartbeat-led {
64 linux,default-trigger = "heartbeat";
[all …]
H A Dimx6q-gw5400-a.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
6 /dts-v1/;
7 #include <dt-bindings/gpio/gpio.h>
8 #include "imx6q.dtsi"
11 model = "Gateworks Ventana GW5400-A";
12 compatible = "gw,imx6q-gw5400-a", "gw,ventana", "fsl,imx6q";
33 compatible = "gpio-leds";
34 pinctrl-names = "default";
35 pinctrl-0 = <&pinctrl_gpio_leds>;
37 led0: led-user1 {
[all …]
H A Dimx6q-apalis-ixora.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2014-2022 Toradex
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "imx6q.dtsi"
14 #include "imx6qdl-apalis.dtsi"
17 model = "Toradex Apalis iMX6Q/D Module on Ixora Carrier Board";
18 compatible = "toradex,apalis_imx6q-ixora", "toradex,apalis_imx6q",
[all …]
H A Dimx6sx.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 #include <dt-bindings/clock/imx6sx-clock.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include "imx6sx-pinfunc.h"
12 #address-cells = <1>;
13 #size-cells = <1>;
16 * pre-existing /chosen node to be available to insert the
60 #address-cells = <1>;
[all …]
H A Dimx6q-apalis-ixora-v1.2.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2014-2022 Toradex
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "imx6q.dtsi"
14 #include "imx6qdl-apalis.dtsi"
17 model = "Toradex Apalis iMX6Q/D Module on Ixora Carrier Board V1.2";
18 compatible = "toradex,apalis_imx6q-ixora-v1.2", "toradex,apalis_imx6q",
[all …]
H A Dimx6q-utilite-pro.dts10 * This file is dual-licensed: you can use it either under the terms
49 #include <dt-bindings/input/input.h>
50 #include "imx6q-cm-fx6.dts"
54 compatible = "compulab,utilite-pro", "compulab,cm-fx6", "fsl,imx6q";
66 #address-cells = <1>;
67 #size-cells = <0>;
73 remote-endpoint = <&parallel_display_out>;
81 remote-endpoint = <&hdmi_connector_in>;
87 gpio-keys {
88 compatible = "gpio-keys";
[all …]
H A Dimx7d.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
7 #include <dt-bindings/reset/imx7-reset.h>
18 clock-frequency = <996000000>;
19 operating-points-v2 = <&cpu0_opp_table>;
20 #cooling-cells = <2>;
21 nvmem-cells = <&fuse_grade>;
22 nvmem-cell-names = "speed_grade";
26 compatible = "arm,cortex-a7";
29 clock-frequency = <996000000>;
30 operating-points-v2 = <&cpu0_opp_table>;
[all …]
H A Dimx6q-dmo-edmqmx6.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include "imx6q.dtsi"
12 model = "Data Modul eDM-QMX6 Board";
13 compatible = "dmo,imx6q-edmqmx6", "fsl,imx6q";
16 stdout-path = &uart2;
22 stmpe-i2c0 = &stmpe1;
23 stmpe-i2c1 = &stmpe2;
31 reg_3p3v: regulator-3p3v {
[all …]
H A Dimx6q-tbs2910.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 /dts-v1/;
7 #include "imx6q.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
13 compatible = "tbs,imx6q-tbs2910", "fsl,imx6q";
16 stdout-path = &uart1;
23 /delete-property/ mmc3;
32 compatible = "gpio-fan";
33 pinctrl-names = "default";
[all …]
H A Dimx6q-novena.dts2 * Copyright 2015 Sutajio Ko-Usagi PTE LTD
4 * This file is dual-licensed: you can use it either under the terms
22 * MA 02110-1301 USA
49 /dts-v1/;
50 #include "imx6q.dtsi"
51 #include <dt-bindings/gpio/gpio.h>
52 #include <dt-bindings/input/input.h>
56 compatible = "kosagi,imx6q-novena", "fsl,imx6q";
65 stdout-path = &uart2;
69 compatible = "pwm-backlight";
[all …]
/openbmc/u-boot/board/gateworks/gw_ventana/
H A Dgw_ventana.c1 // SPDX-License-Identifier: GPL-2.0+
12 #include <asm/arch/mx6-pins.h>
16 #include <asm/mach-imx/boot_mode.h>
17 #include <asm/mach-imx/sata.h>
18 #include <asm/mach-imx/spi.h>
19 #include <asm/mach-imx/video.h>
107 clrsetbits_le32(&mxc_ccm->cs2cdr, in setup_gpmi_nand()
116 setbits_le32(&mxc_ccm->CCGR4, in setup_gpmi_nand()
124 setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK); in setup_gpmi_nand()
200 return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(3, 19)) : -1; in board_spi_cs_gpio()
[all …]
/openbmc/openbmc/poky/meta/recipes-kernel/linux-firmware/
H A Dlinux-firmware_20241210.bb9 Firmware-Abilis \
10 & Firmware-adsp_sst \
11 & Firmware-agere \
12 & Firmware-amdgpu \
13 & Firmware-amd-ucode \
14 & Firmware-amlogic_vdec \
15 & Firmware-amphion_vpu \
16 & Firmware-atheros_firmware \
17 & Firmware-atmel \
18 & Firmware-broadcom_bcm43xx \
[all …]

123