Home
last modified time | relevance | path

Searched full:factors (Results 1 – 25 of 326) sorted by relevance

12345678910>>...14

/openbmc/linux/drivers/clk/sunxi/
H A Dclk-factors.c16 #include "clk-factors.h"
46 struct clk_factors *factors = to_clk_factors(hw); in clk_factors_recalc_rate() local
47 const struct clk_factors_config *config = factors->config; in clk_factors_recalc_rate()
50 reg = readl(factors->reg); in clk_factors_recalc_rate()
62 if (factors->recalc) { in clk_factors_recalc_rate()
72 if (factors->mux) in clk_factors_recalc_rate()
74 (reg >> factors->mux->shift) & in clk_factors_recalc_rate()
75 factors->mux->mask; in clk_factors_recalc_rate()
77 factors->recalc(&factors_req); in clk_factors_recalc_rate()
91 struct clk_factors *factors = to_clk_factors(hw); in clk_factors_determine_rate() local
[all …]
H A Dclk-sunxi.c19 #include "clk-factors.h"
27 * sun4i_get_pll1_factors() - calculates n, k, m, p factors for PLL1
75 * sun6i_a31_get_pll1_factors() - calculates n, k and m factors for PLL1
136 /* Calculate n thanks to the above factors we already got */ in sun6i_a31_get_pll1_factors()
151 * sun8i_a23_get_pll1_factors() - calculates n, k, m, p factors for PLL1
195 * sun4i_get_pll5_factors() - calculates n, k factors for PLL5
222 * sun6i_a31_get_pll6_factors() - calculates n, k factors for A31 PLL6x2
244 * sun5i_a13_get_ahb_factors() - calculates m, p factors for AHB
280 * sun6i_a31_get_ahb_factors() - calculates m, p factors for AHB
324 * sun6i_ahb1_recalc() - calculates AHB clock rate from m, p factors and
[all …]
H A Dclk-sun6i-ar100.c17 #include "clk-factors.h"
20 * sun6i_get_ar100_factors - Calculates factors p, m for AR100
H A Dclk-sun9i-core.c14 #include "clk-factors.h"
18 * sun9i_a80_get_pll4_factors() - calculates n, p, m factors for PLL4
229 * sun9i_a80_get_apb1_factors() - calculates m, p factors for APB1
/openbmc/linux/drivers/clk/
H A Dclk-milbeaut.c498 static void m10v_reg_div_pre(const struct m10v_clk_div_factors *factors, in m10v_reg_div_pre() argument
509 if ((factors->offset == CLKSEL(9)) || (factors->offset == CLKSEL(10))) in m10v_reg_div_pre()
514 hw = m10v_clk_hw_register_divider(NULL, factors->name, in m10v_reg_div_pre()
515 factors->parent_name, in m10v_reg_div_pre()
517 base + factors->offset, in m10v_reg_div_pre()
518 factors->shift, in m10v_reg_div_pre()
519 factors->width, factors->div_flags, in m10v_reg_div_pre()
520 factors->table, in m10v_reg_div_pre()
523 if (factors->onecell_idx >= 0) in m10v_reg_div_pre()
524 clk_data->hws[factors->onecell_idx] = hw; in m10v_reg_div_pre()
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dwm8400.c852 static int fll_factors(struct wm8400_priv *wm8400, struct fll_factors *factors, in fll_factors() argument
858 factors->outdiv = 2; in fll_factors()
859 while (Fout * factors->outdiv < 90000000 || in fll_factors()
860 Fout * factors->outdiv > 100000000) { in fll_factors()
861 factors->outdiv *= 2; in fll_factors()
862 if (factors->outdiv > 32) { in fll_factors()
869 target = Fout * factors->outdiv; in fll_factors()
870 factors->outdiv = factors->outdiv >> 2; in fll_factors()
873 factors->freq_ref = 1; in fll_factors()
875 factors->freq_ref = 0; in fll_factors()
[all …]
/openbmc/u-boot/board/freescale/mpc8548cds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/socrates/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8555cds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8541cds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8568mds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/sbc8641d/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8544ds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
52 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8610hpcd/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
52 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/mpc8536ds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
49 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/u-boot/board/xes/xpedite520x/
H A Dddr.c31 * Factors to consider for clock adjust: in fsl_ddr_board_options()
44 * Factors to consider for CPO: in fsl_ddr_board_options()
51 * Factors to consider for write data delay: in fsl_ddr_board_options()
64 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/linux/drivers/gpu/drm/sun4i/
H A Dsun8i_csc.c18 * Factors are in two's complement format, 10 bits for fractinal part.
51 * DE3 has a bit different CSC units. Factors are in two's complement format.
52 * First three factors in a row are multiplication factors which have 17 bits
53 * for fractional part. Fourth value in a row is comprised of two factors.
67 * Layout of factors in table:
/openbmc/u-boot/board/freescale/mpc8569mds/
H A Dddr.c16 * Factors to consider for clock adjust: in fsl_ddr_board_options()
29 * Factors to consider for CPO: in fsl_ddr_board_options()
36 * Factors to consider for write data delay: in fsl_ddr_board_options()
/openbmc/u-boot/board/sbc8548/
H A Dddr.c17 * Factors to consider for clock adjust: in fsl_ddr_board_options()
30 * Factors to consider for CPO: in fsl_ddr_board_options()
37 * Factors to consider for write data delay: in fsl_ddr_board_options()
50 * Factors to consider for half-strength driver enable: in fsl_ddr_board_options()
/openbmc/linux/Documentation/driver-api/thermal/
H A Dcpu-cooling-api.rst70 The dynamic power consumption of a processor depends on many factors.
71 For a given processor implementation the primary factors are:
81 but typically it is of a much lesser impact than the factors above.
94 factors. Therefore, in initial implementation that contribution is
/openbmc/linux/drivers/clk/sprd/
H A Dpll.h47 * @factors used to calculate the pll clock rate
54 const struct clk_bit_field *factors; member
71 .factors = _factors, \
/openbmc/linux/drivers/staging/media/sunxi/cedrus/
H A Dcedrus_h264.c296 const struct v4l2_h264_weight_factors *factors = in cedrus_write_pred_weight_table() local
299 for (j = 0; j < ARRAY_SIZE(factors->luma_weight); j++) { in cedrus_write_pred_weight_table()
302 val = (((u32)factors->luma_offset[j] & 0x1ff) << 16) | in cedrus_write_pred_weight_table()
303 (factors->luma_weight[j] & 0x1ff); in cedrus_write_pred_weight_table()
307 for (j = 0; j < ARRAY_SIZE(factors->chroma_weight); j++) { in cedrus_write_pred_weight_table()
308 for (k = 0; k < ARRAY_SIZE(factors->chroma_weight[0]); k++) { in cedrus_write_pred_weight_table()
311 val = (((u32)factors->chroma_offset[j][k] & 0x1ff) << 16) | in cedrus_write_pred_weight_table()
312 (factors->chroma_weight[j][k] & 0x1ff); in cedrus_write_pred_weight_table()
/openbmc/linux/Documentation/userspace-api/media/v4l/
H A Dselection-api-examples.rst60 Example: Querying for scaling factors
82 /* computing scaling factors */
H A Dyuv-formats.rst28 While many combinations of subsampling factors in the horizontal and vertical
29 direction are possible, common factors are 1 (no subsampling), 2 and 4, with
/openbmc/linux/drivers/macintosh/
H A Dwindfarm_pm81.c20 * scaling factors (scale/offsets) expressed as 4.12 fixed point values
27 * the first pair of factors, and is then modified as below
29 * scaled with the second pair of factors, and the max of that and
41 * linear-factors : offset = 0xff38 scale = 0x0ccd
53 * linear-factors : offset = 0xff38 scale = 0x0ccd
65 * linear-factors : offset = 0x0000 scale = 0x1000
77 * linear-factors : offset = 0xfb50 scale = 0x1000

12345678910>>...14