Home
last modified time | relevance | path

Searched full:dfx (Results 1 – 25 of 49) sorted by relevance

12

/openbmc/openbmc/poky/meta/files/common-licenses/
H A DGlide1 3DFX GLIDE Source Code General Public License
7 This 3dfx GLIDE Source Code General Public License differs from the standard licenses of this type …
11 …the copyright holder saying it may be distributed under the terms of this 3dfx GLIDE Source Code G…
13 …2.2 The term "Program" as used in this Agreement refers to 3DFX's GLIDE source code and object cod…
19 2.5 "License" means this 3dfx GLIDE Source Code General Public License.
23 2.7 "3dfx" means 3dfx Interactive, Inc.
29 …y and appropriately publish on each copy an appropriate copyright notice (3dfx Interactive, Inc. 1…
33 … (c) do not make any use of the GLIDE trademark without the prior written permission of 3dfx, and
47 … (f) You do not make any use of the GLIDE trademark without the prior written permission of 3dfx.
51 …DFX INTERACTIVE, INC. 1999, ALL RIGHTS RESERVED THIS SOFTWARE IS FREE AND PROVIDED "AS IS," WITHOU…
[all …]
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dmarvell,dfx-server.yaml4 $id: http://devicetree.org/schemas/net/marvell,dfx-server.yaml#
7 title: Marvell Prestera DFX server
16 const: marvell,dfx-server
23 - const: marvell,dfx-server
42 # The DFX server may expose clocks described as subnodes
55 dfx-bus@ac000000 {
56 compatible = "marvell,dfx-server", "simple-bus";
H A Dmarvell,prestera.yaml32 dfx:
33 description: Reference to the DFX Server bus node.
58 dfx: false
74 dfx = <&dfx>;
/openbmc/linux/Documentation/devicetree/bindings/fpga/
H A Dxlnx,pr-decoupler.yaml18 Xilinx LogiCORE Dynamic Function eXchange(DFX) AXI shutdown manager Softcore
24 interrupted by DFX.
35 - const: xlnx,dfx-axi-shutdown-manager-1.00
36 - const: xlnx,dfx-axi-shutdown-manager
/openbmc/linux/drivers/crypto/hisilicon/hpre/
H A Dhpre_crypto.c184 struct hpre_dfx *dfx; in hpre_add_req_to_ctx() local
195 dfx = ctx->hpre->debug.dfx; in hpre_add_req_to_ctx()
196 if (atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value)) in hpre_add_req_to_ctx()
434 struct hpre_dfx *dfx = ctx->hpre->debug.dfx; in hpre_dh_cb() local
444 overtime_thrhld = atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value); in hpre_dh_cb()
446 atomic64_inc(&dfx[HPRE_OVER_THRHLD_CNT].value); in hpre_dh_cb()
450 atomic64_inc(&dfx[HPRE_RECV_CNT].value); in hpre_dh_cb()
455 struct hpre_dfx *dfx = ctx->hpre->debug.dfx; in hpre_rsa_cb() local
463 overtime_thrhld = atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value); in hpre_rsa_cb()
465 atomic64_inc(&dfx[HPRE_OVER_THRHLD_CNT].value); in hpre_rsa_cb()
[all …]
H A Dhpre.h66 struct hpre_dfx dfx[HPRE_DFX_FILE_NUM]; member
H A Dhpre_main.c339 /* define the HPRE's dfx regs region and region length */
1047 struct hpre_dfx *dfx = hpre->debug.dfx; in hpre_dfx_debug_init() local
1053 dfx[i].type = i; in hpre_dfx_debug_init()
1054 debugfs_create_file(hpre_dfx_files[i], 0644, parent, &dfx[i], in hpre_dfx_debug_init()
/openbmc/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_regs.c65 /* Get DFX BD number offset */
309 "Get dfx bd num fail, status is %d.\n", ret); in hclge_get_dfx_reg_bd_num()
342 "Query dfx reg cmd(0x%x) send fail, status is %d.\n", in hclge_dfx_reg_cmd_send()
365 "failed to query dfx rpu tnl reg, ret = %d\n", in hclge_dfx_reg_rpu_tnl_cmd_send()
404 "Get dfx reg bd num fail, status is %d.\n", ret); in hclge_get_dfx_reg_len()
465 "Get dfx reg bd num fail, status is %d.\n", ret); in hclge_get_dfx_reg()
486 "Get dfx reg fail, status is %d.\n", ret); in hclge_get_dfx_reg()
602 "Get dfx reg len failed, ret = %d.\n", ret); in hclge_get_regs_len()
667 "Get dfx register failed, ret = %d.\n", ret); in hclge_get_regs()
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_training_ip_flow.h26 * DFX address Space
27 * Table 2: DFX address space
29 * [31 : 20] 0x? DFX base address bases PCIe mapping
H A Dddr3_training_ip_def.h45 /* DFX access */
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Darmada-xp-98dx3236.dtsi227 dfx: dfx-server@ac000000 { label
228 compatible = "marvell,dfx-server", "simple-bus";
259 dfx = <&dfx>;
/openbmc/linux/drivers/fpga/
H A Dxilinx-pr-decoupler.c90 .name = "Xilinx DFX AXI Shutdown Manager",
96 { .compatible = "xlnx,dfx-axi-shutdown-manager-1.00",
98 { .compatible = "xlnx,dfx-axi-shutdown-manager",
/openbmc/linux/drivers/crypto/hisilicon/zip/
H A Dzip_crypto.c337 struct hisi_zip_dfx *dfx = &qp_ctx->zip_dev->dfx; in hisi_zip_do_work() local
368 atomic64_inc(&dfx->send_cnt); in hisi_zip_do_work()
371 atomic64_inc(&dfx->send_busy_cnt); in hisi_zip_do_work()
410 struct hisi_zip_dfx *dfx = &qp_ctx->zip_dev->dfx; in hisi_zip_acomp_cb() local
420 atomic64_inc(&dfx->recv_cnt); in hisi_zip_acomp_cb()
426 atomic64_inc(&dfx->err_bd_cnt); in hisi_zip_acomp_cb()
H A Dzip.h29 struct hisi_zip_dfx dfx; member
H A Dzip_main.c334 /* define the ZIP's dfx regs region and region length */
849 struct hisi_zip_dfx *dfx = &zip->dfx; in hisi_zip_dfx_debug_init() local
856 data = (atomic64_t *)((uintptr_t)dfx + zip_dfx_files[i].offset); in hisi_zip_dfx_debug_init()
1029 /* dump last word for dfx regs during control resetting */ in hisi_zip_show_last_dfx_regs()
/openbmc/linux/Documentation/fb/
H A Dsstfb.rst8 This is a frame buffer device driver for 3dfx' Voodoo Graphics
37 Then configure your kernel as usual: choose "m" or "y" to 3Dfx Voodoo
50 module, the 3dfx takes control of the output, so you'll have to
/openbmc/linux/drivers/pinctrl/intel/
H A Dpinctrl-denverton.c77 /* South DFX */
229 DNV_GPP(0, 41, 58), /* South DFX */
/openbmc/linux/drivers/crypto/hisilicon/sec2/
H A Dsec_crypto.c233 struct sec_dfx *dfx = &qp_ctx->ctx->sec->debug.dfx; in sec_req_cb() local
250 atomic64_inc(&dfx->err_bd_cnt); in sec_req_cb()
256 atomic64_inc(&dfx->invalid_req_cnt); in sec_req_cb()
265 atomic64_inc(&dfx->done_flag_cnt); in sec_req_cb()
267 atomic64_inc(&dfx->recv_cnt); in sec_req_cb()
289 atomic64_inc(&ctx->sec->debug.dfx.send_cnt); in sec_bd_send()
290 atomic64_inc(&ctx->sec->debug.dfx.send_busy_cnt); in sec_bd_send()
301 atomic64_inc(&ctx->sec->debug.dfx.send_cnt); in sec_bd_send()
1465 atomic64_inc(&ctx->sec->debug.dfx.recv_busy_cnt); in sec_skcipher_callback()
1741 atomic64_inc(&c->sec->debug.dfx.recv_busy_cnt); in sec_aead_callback()
H A Dsec_main.c287 /* define the SEC's dfx regs region and region length */
623 /* clear sec dfx regs */ in sec_debug_regs_clear()
841 struct sec_dfx *dfx = &sec->debug.dfx; in sec_core_debug_init() local
864 atomic64_t *data = (atomic64_t *)((uintptr_t)dfx + in sec_core_debug_init()
H A Dsec.h184 struct sec_dfx dfx; member
/openbmc/linux/drivers/video/fbdev/
H A DKconfig1299 tristate "3Dfx Banshee/Voodoo3/Voodoo5 display support"
1307 This driver supports graphics boards with the 3Dfx Banshee,
1315 bool "3Dfx Acceleration functions"
1318 This will compile the 3Dfx Banshee/Voodoo3/VSA-100 frame buffer
1327 Say Y here if you want DDC/I2C support for your 3dfx Voodoo3.
1330 tristate "3Dfx Voodoo Graphics (sst1) support"
1336 Say Y here if you have a 3Dfx Voodoo Graphics (Voodoo1/sst1) or
/openbmc/linux/Documentation/admin-guide/media/
H A Dbttv-cardlist.rst178 - STB TV PCI FM, Gateway P/N 6000704 (bt878), 3Dfx VoodooTV 100
290 - 3Dfx VoodooTV FM (Euro)
/openbmc/linux/drivers/thermal/
H A Darmada_thermal.c290 /* Clear DFX temperature IRQ cause */ in armada_enable_overheat_interrupt()
293 /* Enable DFX Temperature IRQ */ in armada_enable_overheat_interrupt()
298 /* Enable DFX server IRQ */ in armada_enable_overheat_interrupt()
541 * The overheat interrupt must be cleared by reading the DFX interrupt in armada_overheat_isr_thread()
/openbmc/linux/drivers/platform/x86/intel/pmc/
H A Dspt.c61 {"DFX", SPT_PMC_BIT_DFX},
/openbmc/linux/drivers/crypto/hisilicon/
H A Ddebugfs.c86 /* define the QM's dfx regs region and region length */
1091 struct qm_dfx *dfx = &qm->debug.dfx; in hisi_qm_debug_init() local
1117 data = (atomic64_t *)((uintptr_t)dfx + qm_dfx_files[i].offset); in hisi_qm_debug_init()

12