Home
last modified time | relevance | path

Searched +full:cycle +full:- +full:0 (Results 1 – 25 of 1111) sorted by relevance

12345678910>>...45

/openbmc/linux/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/
H A Dother.json3 "PublicDescription": "This event counts the occurrence count of the micro-operation split.",
4 "EventCode": "0x139",
6 "BriefDescription": "This event counts the occurrence count of the micro-operation split."
9 …"PublicDescription": "This event counts every cycle that no operation was committed because the ol…
10 "EventCode": "0x180",
12 …"BriefDescription": "This event counts every cycle that no operation was committed because the old…
15 …"PublicDescription": "This event counts every cycle that no instruction was committed because the …
16 "EventCode": "0x181",
18 …"BriefDescription": "This event counts every cycle that no instruction was committed because the o…
21 …"PublicDescription": "This event counts every cycle that no instruction was committed because the …
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a55/
H A Dpipeline.json9 … operation issued due to the frontend, cache miss.This event counts every cycle the DPU IQ is empt…
10 "EventCode": "0xE1",
12 … operation issued due to the frontend, cache miss.This event counts every cycle the DPU IQ is empt…
15 …No operation issued due to the frontend, TLB miss.This event counts every cycle the DPU IQ is empt…
16 "EventCode": "0xE2",
18 …No operation issued due to the frontend, TLB miss.This event counts every cycle the DPU IQ is empt…
21 …ion issued due to the frontend, pre-decode error.This event counts every cycle the DPU IQ is empty…
22 "EventCode": "0xE3",
24 …ion issued due to the frontend, pre-decode error.This event counts every cycle the DPU IQ is empty…
27 …"No operation issued due to the backend interlock.This event counts every cycle that issue is stal…
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/
H A Dpipeline.json21 …operation issued due to the frontend, cache miss. This event counts every cycle that the Data Proc…
22 "EventCode": "0xE1",
24 …operation issued due to the frontend, cache miss. This event counts every cycle that the Data Proc…
27 …o operation issued due to the frontend, TLB miss. This event counts every cycle that the DPU instr…
28 "EventCode": "0xE2",
30 …o operation issued due to the frontend, TLB miss. This event counts every cycle that the DPU instr…
33 "PublicDescription": "No operation issued due to the frontend, pre-decode error",
34 "EventCode": "0xE3",
36 "BriefDescription": "No operation issued due to the frontend, pre-decode error"
39 …No operation issued due to the backend interlock. This event counts every cycle where the issue of…
[all …]
/openbmc/linux/drivers/staging/vme_user/
H A Dvme_fake.c1 // SPDX-License-Identifier: GPL-2.0-or-later
49 u32 cycle; member
57 u32 cycle; member
99 bridge = fake_bridge->driver_priv; in fake_VIRQ_tasklet()
101 vme_irq_handler(fake_bridge, bridge->int_level, bridge->int_statid); in fake_VIRQ_tasklet()
132 bridge = fake_bridge->driver_priv; in fake_irq_generate()
134 mutex_lock(&bridge->vme_int); in fake_irq_generate()
136 bridge->int_level = level; in fake_irq_generate()
138 bridge->int_statid = statid; in fake_irq_generate()
144 tasklet_schedule(&bridge->int_tasklet); in fake_irq_generate()
[all …]
H A Dvme_tsi148.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Support for the Tundra TSI148 VME-PCI Bridge Chip
20 #include <linux/dma-mapping.h>
67 *low = (unsigned int)variable & 0xFFFFFFFF; in reg_split()
77 u32 serviced = 0; in tsi148_DMA_irqhandler()
80 wake_up(&bridge->dma_queue[0]); in tsi148_DMA_irqhandler()
84 wake_up(&bridge->dma_queue[1]); in tsi148_DMA_irqhandler()
97 u32 serviced = 0; in tsi148_LM_irqhandler()
99 for (i = 0; i < 4; i++) { in tsi148_LM_irqhandler()
102 bridge->lm_callback[i](bridge->lm_data[i]); in tsi148_LM_irqhandler()
[all …]
/openbmc/openbmc/meta-facebook/meta-minerva/recipes-phosphor/state/phosphor-state-manager/
H A Dchassis-powercycle3 # shellcheck source=meta-facebook/meta-minerva/recipes-minerva/plat-tool/files/minerva-common-funct…
4 source /usr/libexec/minerva-common-functions
6 # Minerva CMM Sled Power Cycle and Chassis Power Cycle
8 cmm-hsc-power-cycle() {
11 # REBOOT 0 Write a 1 to reboot.
12 # [2:0]
13 …# RBT_DL 100 Configures Auto-Reboot turn-on Delay (tDL(RBT)) after the REBOOT bit is set to 1
14 # RBT_DL[2:0] DELAY
23 ret1=$(i2cset -y -f 0 0x44 0xfd 0x00)
24 ret2=$(i2cset -y -f 0 0x44 0xfd 0x0b)
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/amdzen3/
H A Dfloating-point.json4 "EventCode": "0x00",
6 … Each increment represents a one- cycle dispatch event. This event is a speculative event. Since t…
7 "UMask": "0x0f"
11 "EventCode": "0x00",
13 … Each increment represents a one-cycle dispatch event. This event is a speculative event. Since th…
14 "UMask": "0x08"
18 "EventCode": "0x00",
20 … Each increment represents a one- cycle dispatch event. This event is a speculative event. Since t…
21 "UMask": "0x04"
25 "EventCode": "0x00",
[all …]
/openbmc/openbmc/meta-facebook/meta-harma/recipes-phosphor/state/phosphor-state-manager/
H A Dchassis-powercycle3 # shellcheck source=meta-facebook/meta-harma/recipes-phosphor/state/phosphor-state-manager/power-cmd
4 source /usr/libexec/phosphor-state-manager/power-cmd
6 #Sled cycle
[all...]
/openbmc/linux/tools/perf/pmu-events/arch/x86/amdzen1/
H A Dfloating-point.json4 "EventCode": "0x00",
5 "BriefDescription": "Total number multi-pipe uOps assigned to all pipes.",
6-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the F…
7 "UMask": "0xf0"
11 "EventCode": "0x00",
12 "BriefDescription": "Total number multi-pipe uOps assigned to pipe 3.",
13-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the F…
14 "UMask": "0x80"
18 "EventCode": "0x00",
19 "BriefDescription": "Total number multi-pipe uOps assigned to pipe 2.",
[all …]
/openbmc/linux/drivers/ata/
H A Dlibata-pata-timings.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright 2003-2004 Red Hat, Inc. All rights reserved.
6 * Copyright 2003-2004 Jeff Garzik
15 * drivers/ide/ide-timing.h and was originally written by Vojtech Pavlik
18 * PIO 0-4, MWDMA 0-2 and UDMA 0-6 timings (in nanoseconds).
19 * These were taken from ATA/ATAPI-6 standard, rev 0a, except
26 /* { XFER_PIO_SLOW, 120, 290, 240, 960, 290, 240, 0, 960, 0 }, */
27 { XFER_PIO_0, 70, 290, 240, 600, 165, 150, 0, 600, 0 },
28 { XFER_PIO_1, 50, 290, 93, 383, 125, 100, 0, 383, 0 },
29 { XFER_PIO_2, 30, 290, 40, 330, 100, 90, 0, 240, 0 },
[all …]
/openbmc/linux/arch/alpha/lib/
H A Dev6-csum_ipv6_magic.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-csum_ipv6_magic.S
4 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
15 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
17 * E - either cluster
18 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
19 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
29 * Swap <proto> (takes form 0xaabb)
31 * 0xbbaa0000 00000000
32 * Then turn it back into a sign extended 32-bit item
[all …]
/openbmc/openbmc-test-automation/extended/
H A Dtest_bmc_reset_loop.robot2 Documentation Power cycle loop. This is to test where network service
3 ... becomes unavailable during AC-Cycle stress test.
22 ${ERROR_REGEX} SEGV|core-dump|FAILURE|Failed to start|Found ordering cycle
26 Run Multiple Power Cycle
34 Repeat Keyword ${LOOP_COUNT} times Power Cycle System Via PDU
44 Repeat Keyword ${LOOP_COUNT} times BMC Redfish Reset Cycle
54 Repeat Keyword ${LOOP_COUNT} times BMC Reboot Cycle
64 Repeat Keyword ${LOOP_COUNT} times BMC Redfish Reset Runtime Cycle
68 Power Cycle System Via PDU
69 [Documentation] Power cycle system and wait for BMC to reach Ready state.
[all …]
/openbmc/linux/scripts/
H A Dheaderdep.pl2 # SPDX-License-Identifier: GPL-2.0
43 print "Usage: $0 [options] file...\n";
46 print " --all\n";
47 print " --graph\n";
49 print " -I includedir\n";
52 print " $0 --graph include/linux/kernel.h | dot -Tpng -o graph.png\n";
78 return $filename if -f $filename;
82 return $path if -f $path;
103 for my $i (0 .. $#lines) {
114 # $cycle[n] includes $cycle[n + 1];
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/ivybridge/
H A Dfloating-point.json5 "EventCode": "0xCA",
9 "UMask": "0x1e"
13 "EventCode": "0xCA",
17 "UMask": "0x10"
21 "EventCode": "0xCA",
25 "UMask": "0x8"
29 "EventCode": "0xCA",
33 "UMask": "0x4"
37 "EventCode": "0xCA",
41 "UMask": "0x2"
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Dfloating-point.json5 "EventCode": "0xCA",
9 "UMask": "0x1e"
13 "EventCode": "0xCA",
17 "UMask": "0x10"
21 "EventCode": "0xCA",
25 "UMask": "0x8"
29 "EventCode": "0xCA",
33 "UMask": "0x4"
37 "EventCode": "0xCA",
41 "UMask": "0x2"
[all …]
/openbmc/linux/tools/testing/selftests/tc-testing/tc-tests/actions/
H A Dgate.json4 "name": "Add gate action with priority and sched-entry",
12 0,
17 … "cmdUnderTest": "$TC action add action gate priority 1 sched-entry close 100000000ns index 100",
18 "expExitCode": "0",
20 "matchPattern": "action order [0-9]*: .*priority 1.*index 100 ref",
28 "name": "Add gate action with base-time",
36 0,
41 …"cmdUnderTest": "$TC action add action gate base-time 200000000000ns sched-entry close 100000000ns…
42 "expExitCode": "0",
44 "matchPattern": "action order [0-9]*: .*base-time 200s.*index 10 ref",
[all …]
/openbmc/openbmc/meta-facebook/meta-yosemite4/recipes-phosphor/chassis/obmc-phosphor-buttons/
H A Dgpio_defs.json7 "multi-action": [
9 "duration": 0,
10 "action": "chassis-on"
14 "action": "chassis-cycle"
18 "action": "chassis-off"
26 "multi-action": [
28 "duration": 0,
29 "action": "chassis-on"
33 "action": "chassis-cycle"
37 "action": "chassis-off"
[all …]
/openbmc/openbmc/meta-facebook/meta-yosemite4/recipes-phosphor/state/phosphor-state-manager/
H A Dchassis-powercycle6 # shellcheck source=meta-facebook/meta-yosemite4/recipes-phosphor/state/phosphor-state-manager/powe…
7 source /usr/libexec/phosphor-state-manager/power-cmd
8 # shellcheck source=meta-facebook/meta-yosemite4/recipes-yosemite4/plat-tool/files/yosemite4-common
9 source /usr/libexec/yosemite4-common-functions
11 #IO 0:7 input port for showing slot 1:8 power status
14 IO_EXP_SLOT_PWR_STATUS=$((CHASSIS_ID - 1))
21 if [ -z "$MANAGEMENT_BOARD_VERSION" ]; then
22 echo "Failed to check management board fru info, sled cycle keep default setting"
25 GPIOCHIP_IO_EXP_SLOT_PWR_CTRL=$(basename "/sys/bus/i2c/devices/$SPIDER_BOARD_IO_EXP_BUS_NUM-00$IO_E…
26 GPIOCHIP_IO_EXP_SLED_PWR_CTRL=$(basename "/sys/bus/i2c/devices/$MANAGEMENT_BOARD_IO_EXP_BUS_NUM-00$…
[all …]
/openbmc/linux/Documentation/hwmon/
H A Ddme1737.rst10 Addresses scanned: I2C 0x2c, 0x2d, 0x2e
18 Addresses scanned: none, address read from Super-I/O config space
26 Addresses scanned: I2C 0x2c, 0x2d, 0x2e
34 Addresses scanned: none, address read from Super-I/O config space
43 -----------------
52 Include non-standard LPC addresses 0x162e and 0x164e
55 - VIA EPIA SN18000
59 -----------
63 and SCH5127 Super-I/O chips. These chips feature monitoring of 3 temp sensors
64 temp[1-3] (2 remote diodes and 1 internal), 8 voltages in[0-7] (7 external and
[all …]
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dpwm-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/regulator/pwm-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <briannorris@chromium.org>
11 - Lee Jones <lee@kernel.org>
12 - Alexandre Courbot <acourbot@nvidia.com>
19 duty-cycle values must be provided via DT. Limitations are that the
21 Intermediary duty-cycle values which would normally allow finer grained
23 is given to the user if the assumptions made in continuous-voltage mode do
[all …]
/openbmc/linux/drivers/pwm/
H A Dpwm-sl28cpld.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * enough to be briefly explained. It consists of one 8-bit counter. The PWM
14 * Let cnt[7:0] be the counter, clocked at 32kHz:
15 * +-----------+--------+--------------+-----------+---------------+
17 * +-----------+--------+--------------+-----------+---------------+
18 * | 0 | cnt[7] | cnt[6:0] | 250 Hz | 4000000 ns |
19 * | 1 | cnt[6] | cnt[5:0] | 500 Hz | 2000000 ns |
20 * | 2 | cnt[5] | cnt[4:0] | 1 kHz | 1000000 ns |
21 * | 3 | cnt[4] | cnt[3:0] | 2 kHz | 500000 ns |
22 * +-----------+--------+--------------+-----------+---------------+
[all …]
H A Dpwm-ntxec.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * e-book readers designed by the original design manufacturer Netronix, Inc.
13 * - The get_state callback is not implemented, because the current state of
15 * - The hardware can only generate normal polarity output.
16 * - The period and duty cycle can't be changed together in one atomic action.
36 #define NTXEC_REG_AUTO_OFF_HI 0xa1
37 #define NTXEC_REG_AUTO_OFF_LO 0xa2
38 #define NTXEC_REG_ENABLE 0xa3
39 #define NTXEC_REG_PERIOD_LOW 0xa4
40 #define NTXEC_REG_PERIOD_HIGH 0xa5
[all …]
/openbmc/linux/drivers/net/dsa/sja1105/
H A Dsja1105_tas.c1 // SPDX-License-Identifier: GPL-2.0
6 #define SJA1105_TAS_CLKSRC_DISABLED 0
10 #define SJA1105_GATE_MASK GENMASK_ULL(SJA1105_NUM_TC - 1, 0)
19 struct sja1105_tas_data *tas_data = &priv->tas_data; in sja1105_tas_set_runtime_params()
20 struct sja1105_gating_config *gating_cfg = &tas_data->gating_cfg; in sja1105_tas_set_runtime_params()
21 struct dsa_switch *ds = priv->ds; in sja1105_tas_set_runtime_params()
23 s64 latest_base_time = 0; in sja1105_tas_set_runtime_params()
24 s64 its_cycle_time = 0; in sja1105_tas_set_runtime_params()
25 s64 max_cycle_time = 0; in sja1105_tas_set_runtime_params()
28 tas_data->enabled = false; in sja1105_tas_set_runtime_params()
[all …]
/openbmc/openbmc/meta-facebook/meta-ventura/recipes-phosphor/state/phosphor-state-manager/
H A Dchassis-powercycle3 # Ventura RMC Sled Power Cycle
5 rmc-hsc-power-cycle() {
8 # REBOOT 0 Write a 1 to reboot.
9 # [2:0]
10 …# RBT_DL 100 Configures Auto-Reboot turn-on Delay (tDL(RBT)) after the REBOOT bit is set to 1
11 # RBT_DL[2:0] DELAY
20 ret1=$(i2cget -y -f 10 0x44)
21 ret2=$(i2cget -y -f 10 0x14)
23 if [[ "$ret1" =~ ^0x[0-9A-Fa-f]+$ ]]; then
25 i2cset -y -f 10 0x44 0xfd 0x00
[all …]
/openbmc/linux/kernel/locking/
H A Dtest-ww_mutex.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Module-based API test facility for ww_mutexes
22 (a)->deadlock_inject_countdown = ~0U; \
23 } while (0)
35 #define TEST_MTX_SPIN BIT(0)
44 complete(&mtx->ready); in test_mutex_work()
45 wait_for_completion(&mtx->go); in test_mutex_work()
47 if (mtx->flags & TEST_MTX_TRY) { in test_mutex_work()
48 while (!ww_mutex_trylock(&mtx->mutex, NULL)) in test_mutex_work()
51 ww_mutex_lock(&mtx->mutex, NULL); in test_mutex_work()
[all …]

12345678910>>...45