Home
last modified time | relevance | path

Searched +full:core +full:- +full:domain (Results 1 – 25 of 1044) sorted by relevance

12345678910>>...42

/openbmc/linux/drivers/media/platform/qcom/venus/
H A Dhfi_parser.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "core.h"
17 static void init_codecs(struct venus_core *core) in init_codecs() argument
19 struct hfi_plat_caps *caps = core->caps, *cap; in init_codecs()
22 if (hweight_long(core->dec_codecs) + hweight_long(core->enc_codecs) > MAX_CODEC_NUM) in init_codecs()
25 for_each_set_bit(bit, &core->dec_codecs, MAX_CODEC_NUM) { in init_codecs()
26 cap = &caps[core->codecs_count++]; in init_codecs()
27 cap->codec = BIT(bit); in init_codecs()
28 cap->domain = VIDC_SESSION_TYPE_DEC; in init_codecs()
29 cap->valid = false; in init_codecs()
[all …]
/openbmc/openbmc/poky/meta/recipes-connectivity/avahi/files/
H A Dlocal-ping.patch1 CVE: CVE-2021-36217
2 CVE: CVE-2021-3502
3 Upstream-Status: Backport
4 Signed-off-by: Ross Burton <ross.burton@arm.com>
11 avahi-daemon is crashing when running "ping .local".
15 Introduced in #175 - merge commit 8f75a045709a780c8cf92a6a21e9d35b593bdecd
16 ---
17 avahi-core/browse-dns-server.c | 5 ++++-
18 avahi-core/browse-domain.c | 5 ++++-
19 avahi-core/browse-service-type.c | 3 +++
[all …]
H A Dinvalid-service.patch4 Subject: [PATCH] Fix avahi-browse: Invalid service type
9 Upstream-Status: Submitted [https://github.com/lathiat/avahi/pull/472]
10 Signed-off-by: Ross Burton <ross.burton@arm.com>
11 ---
12 avahi-core/browse-service.c | 4 +++-
13 1 file changed, 3 insertions(+), 1 deletion(-)
15 diff --git a/avahi-core/browse-service.c b/avahi-core/browse-service.c
17 --- a/avahi-core/browse-service.c
18 +++ b/avahi-core/browse-service.c
19 @@ -103,7 +103,9 @@ AvahiSServiceBrowser *avahi_s_service_browser_prepare(
[all …]
/openbmc/u-boot/include/
H A Dpower-domain-uclass.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 /* See power-domain.h for background documentation. */
11 #include <power-domain.h>
16 * struct power_domain_ops - The functions that a power domain controller driver
21 * of_xlate - Translate a client's device-tree (OF) power domain
24 * The power domain core calls this function as the first step in
27 * If this function pointer is set to NULL, the power domain core will
28 * use a default implementation, which assumes #power-domain-cells =
29 * <1>, and that the DT cell contains a simple integer power domain ID.
31 * At present, the power domain API solely supports device-tree. If
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Dpowerdomains44xx_data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2009-2011 Texas Instruments, Inc.
6 * Copyright (C) 2009-2011 Nokia Corporation
9 * Benoit Cousson (b-cousson@ti.com)
14 * with the public linux-omap@vger.kernel.org mailing list and the
16 * up-to-date with the file contents.
24 #include "prcm-common.h"
26 #include "prm-regbits-44xx.h"
30 /* core_44xx_pwrdm: CORE power domain */
33 .voltdm = { .name = "core" },
[all …]
H A Dpowerdomains54xx_data.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Benoit Cousson (b-cousson@ti.com)
13 * with the public linux-omap@vger.kernel.org mailing list and the
15 * up-to-date with the file contents.
23 #include "prcm-common.h"
28 /* core_54xx_pwrdm: CORE power domain */
31 .voltdm = { .name = "core" },
54 /* abe_54xx_pwrdm: Audio back end power domain */
57 .voltdm = { .name = "core" },
74 /* coreaon_54xx_pwrdm: Always ON logic that sits in VDD_CORE voltage domain */
[all …]
/openbmc/linux/Documentation/devicetree/bindings/arm/tegra/
H A Dnvidia,tegra20-pmc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jonathan Hunter <jonathanh@nvidia.com>
16 - nvidia,tegra20-pmc
17 - nvidia,tegra30-pmc
18 - nvidia,tegra114-pmc
19 - nvidia,tegra124-pmc
[all …]
/openbmc/linux/Documentation/networking/
H A Dregulatory.rst1 .. SPDX-License-Identifier: GPL-2.0
15 ---------------------------------------
19 to the kernel one regulatory domain to be used as the central
20 core regulatory domain all wireless devices should adhere to.
23 -------------------------------------------
25 When the regulatory domain is first set up, the kernel will request a
31 ---------------------------------------------------------------
33 Userspace gets a regulatory domain in the kernel by having
38 is CRDA - central regulatory domain agent. Its documented here:
43 it needs a new regulatory domain. A udev rule can be put in place
[all …]
/openbmc/linux/arch/arm64/boot/dts/apple/
H A Dt8103-pmgr.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
10 ps_sbr: power-controller@100 {
11 compatible = "apple,t8103-pmgr-pwrstate", "apple,pmgr-pwrstate";
13 #power-domain-cells = <0>;
14 #reset-cells = <0>;
16 apple,always-on; /* Core device */
19 ps_aic: power-controller@108 {
20 compatible = "apple,t8103-pmgr-pwrstate", "apple,pmgr-pwrstate";
22 #power-domain-cells = <0>;
23 #reset-cells = <0>;
[all …]
H A Dt8112-pmgr.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
10 ps_sbr: power-controller@100 {
11 compatible = "apple,t8112-pmgr-pwrstate", "apple,pmgr-pwrstate";
13 #power-domain-cells = <0>;
14 #reset-cells = <0>;
16 apple,always-on; /* Core device */
19 ps_aic: power-controller@108 {
20 compatible = "apple,t8112-pmgr-pwrstate", "apple,pmgr-pwrstate";
22 #power-domain-cells = <0>;
23 #reset-cells = <0>;
[all …]
/openbmc/linux/arch/powerpc/perf/
H A Dhv-24x7-domains.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * DOMAIN(name, num, index_kind, is_physical)
9 * @num: The number corresponding to the domain as given in
10 * documentation. We assume the catalog domain and the hcall
11 * domain have the same numbering (so far they do), but this
15 * within the given domain. Must fit the parsing rules of the
18 * @is_physical: True if the domain is physical, false otherwise (if virtual).
21 * physical core and virtual processor in 24x7 Counters specifications.
24 DOMAIN(PHYS_CHIP, 0x01, chip, true)
25 DOMAIN(PHYS_CORE, 0x02, core, true)
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Drenesas,rzg2l-cpg.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/renesas,rzg2l-cpg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Geert Uytterhoeven <geert+renesas@glider.be>
13 On Renesas RZ/{G2L,V2L}-alike SoC's, the CPG (Clock Pulse Generator) and Module
18 - The CPG block generates various core clocks,
19 - The Module Standby Mode block provides two functions:
20 1. Module Standby, providing a Clock Domain to control the clock supply
27 - renesas,r9a07g043-cpg # RZ/G2UL{Type-1,Type-2} and RZ/Five
[all …]
H A Drenesas,cpg-mssr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/renesas,cpg-mssr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Geert Uytterhoeven <geert+renesas@glider.be>
13 On Renesas ARM SoCs (SH/R-Mobile, R-Car, RZ), the CPG (Clock Pulse Generator)
18 - The CPG block generates various core clocks,
19 - The MSSR block provides two functions:
20 1. Module Standby, providing a Clock Domain to control the clock supply
27 - renesas,r7s9210-cpg-mssr # RZ/A2
[all …]
H A Dqcom,sc7180-lpasscorecc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,sc7180-lpasscorecc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm LPASS Core Clock Controller on SC7180
10 - Taniya Das <quic_tdas@quicinc.com>
13 Qualcomm LPASS core clock control module provides the clocks and power
16 See also:: include/dt-bindings/clock/qcom,lpasscorecc-sc7180.h
21 - qcom,sc7180-lpasshm
22 - qcom,sc7180-lpasscorecc
[all …]
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,sm6350-pas.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm6350-pas.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 - qcom,sm6350-adsp-pas
20 - qcom,sm6350-cdsp-pas
21 - qcom,sm6350-mpss-pas
28 - description: XO clock
30 clock-names:
[all …]
H A Dqcom,sm8350-pas.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm8350-pas.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 - qcom,sm8350-adsp-pas
20 - qcom,sm8350-cdsp-pas
21 - qcom,sm8350-slpi-pas
22 - qcom,sm8350-mpss-pas
23 - qcom,sm8450-adsp-pas
[all …]
H A Dqcom,sc7180-pas.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7180-pas.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 - qcom,sc7180-mpss-pas
20 - qcom,sc7280-mpss-pas
27 - description: XO clock
29 clock-names:
31 - const: xo
[all …]
H A Dqcom,msm8916-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,msm8916-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Stephan Gerhold <stephan@gerhold.net>
14 firmware on the Qualcomm MSM8916 Modem Hexagon Core (and similar).
19 - enum:
20 - qcom,msm8909-mss-pil
21 - qcom,msm8916-mss-pil
22 - qcom,msm8953-mss-pil
[all …]
H A Dqcom,sm8150-pas.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm8150-pas.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 - qcom,sm8150-adsp-pas
20 - qcom,sm8150-cdsp-pas
21 - qcom,sm8150-mpss-pas
22 - qcom,sm8150-slpi-pas
23 - qcom,sm8250-adsp-pas
[all …]
H A Dqcom,sc8280xp-pas.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc8280xp-pas.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 - qcom,sc8280xp-adsp-pas
20 - qcom,sc8280xp-nsp0-pas
21 - qcom,sc8280xp-nsp1-pas
28 - description: XO clock
30 clock-names:
[all …]
H A Dqcom,adsp.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
14 firmware on the Qualcomm ADSP Hexagon core.
19 - qcom,msm8226-adsp-pil
20 - qcom,msm8953-adsp-pil
21 - qcom,msm8974-adsp-pil
22 - qcom,msm8996-adsp-pil
23 - qcom,msm8996-slpi-pil
[all …]
/openbmc/linux/include/net/
H A Dregulatory.h7 * Copyright 2008-2009 Luis R. Rodriguez <mcgrof@qca.qualcomm.com>
28 * enum environment_cap - Environment parsed from country IE
41 * struct regulatory_request - used to keep track of regulatory requests
46 * can be used by the wireless core to deal with conflicts
52 * regulatory domain. We have a few special codes:
53 * 00 - World regulatory domain
54 * 99 - built by driver but a specific alpha2 cannot be determined
55 * 98 - result of an intersection between two regulatory domains
56 * 97 - regulatory domain has not yet been configured
57 * @dfs_region: If CRDA responded with a regulatory domain that requires
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsdm670.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
10 #include <dt-bindings/clock/qcom,rpmh.h>
11 #include <dt-bindings/dma/qcom-gpi.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interconnect/qcom,osm-l3.h>
14 #include <dt-bindings/interconnect/qcom,sdm670-rpmh.h>
15 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 #include <dt-bindings/phy/phy-qcom-qusb2.h>
17 #include <dt-bindings/power/qcom-rpmpd.h>
[all …]
/openbmc/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mm-disp-blk-ctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP i.MX8MM DISP blk-ctrl
10 - Lucas Stach <l.stach@pengutronix.de>
13 The i.MX8MM DISP blk-ctrl is a top-level peripheral providing access to
15 peripherals located in the DISP domain of the SoC.
20 - const: fsl,imx8mm-disp-blk-ctrl
21 - const: syscon
[all …]
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dnvidia,tegra-regulators-coupling.txt4 NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators.
9 ------------------------
11 On Tegra20 SoC's there are 3 coupled regulators: CORE, RTC and CPU.
12 The CORE and RTC voltages shall be in a range of 170mV from each other
16 ------------------------
18 On Tegra30 SoC's there are 2 coupled regulators: CORE and CPU. The CORE
19 and CPU voltages shall be in a range of 300mV from each other and CORE
24 - nvidia,tegra-core-regulator: Boolean property that designates regulator
25 as the "Core domain" voltage regulator.
26 - nvidia,tegra-rtc-regulator: Boolean property that designates regulator
[all …]

12345678910>>...42