Home
last modified time | relevance | path

Searched full:zynqmp (Results 1 – 25 of 292) sorted by relevance

12345678910>>...12

/openbmc/linux/Documentation/devicetree/bindings/arm/
H A Dxilinx.yaml49 - xlnx,zynqmp-zc1751
50 - const: xlnx,zynqmp
54 - const: xlnx,zynqmp-zc1232-revA
55 - const: xlnx,zynqmp-zc1232
56 - const: xlnx,zynqmp
60 - const: xlnx,zynqmp-zc1254-revA
61 - const: xlnx,zynqmp-zc1254
62 - const: xlnx,zynqmp
66 - const: xlnx,zynqmp-zcu1275-revA
67 - const: xlnx,zynqmp-zcu1275
[all …]
/openbmc/linux/arch/arm64/boot/dts/xilinx/
H A DMakefile3 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1232-revA.dtb
4 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1254-revA.dtb
5 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm015-dc1.dtb
6 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm016-dc2.dtb
7 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm017-dc3.dtb
8 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm018-dc4.dtb
9 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zc1751-xm019-dc5.dtb
10 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu100-revC.dtb
11 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-revA.dtb
12 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-revB.dtb
[all …]
H A Dzynqmp-smk-k26-revA.dts3 * dts file for Xilinx ZynqMP SMK-K26 rev1/B/A
10 #include "zynqmp-sm-k26-revA.dts"
13 model = "ZynqMP SMK-K26 Rev1/B/A";
14 compatible = "xlnx,zynqmp-smk-k26-rev1", "xlnx,zynqmp-smk-k26-revB",
15 "xlnx,zynqmp-smk-k26-revA", "xlnx,zynqmp-smk-k26",
16 "xlnx,zynqmp";
H A Dzynqmp.dtsi3 * dts file for Xilinx ZynqMP
15 #include <dt-bindings/dma/xlnx-zynqmp-dpdma.h>
19 #include <dt-bindings/power/xlnx-zynqmp-power.h>
20 #include <dt-bindings/reset/xlnx-zynqmp-resets.h>
23 compatible = "xlnx,zynqmp";
134 compatible = "xlnx,zynqmp-ipi-mailbox";
182 zynqmp_firmware: zynqmp-firmware {
183 compatible = "xlnx,zynqmp-firmware";
188 zynqmp_power: zynqmp-power {
190 compatible = "xlnx,zynqmp-power";
[all …]
H A Dzynqmp-zcu102-rev1.1.dts3 * dts file for Xilinx ZynqMP ZCU102 Rev1.1
10 #include "zynqmp-zcu102-rev1.0.dts"
13 model = "ZynqMP ZCU102 Rev1.1";
14 compatible = "xlnx,zynqmp-zcu102-rev1.1", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
H A Dzynqmp-zcu1275-revA.dts3 * dts file for Xilinx ZynqMP ZC1275
13 #include "zynqmp.dtsi"
14 #include "zynqmp-clk-ccf.dtsi"
17 model = "ZynqMP ZCU1275 RevA";
18 compatible = "xlnx,zynqmp-zcu1275-revA", "xlnx,zynqmp-zcu1275", "xlnx,zynqmp";
H A Dzynqmp-zc1254-revA.dts3 * dts file for Xilinx ZynqMP ZC1254
13 #include "zynqmp.dtsi"
14 #include "zynqmp-clk-ccf.dtsi"
17 model = "ZynqMP ZC1254 RevA";
18 compatible = "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254", "xlnx,zynqmp";
H A Dzynqmp-zcu102-rev1.0.dts3 * dts file for Xilinx ZynqMP ZCU102 Rev1.0
10 #include "zynqmp-zcu102-revB.dts"
13 model = "ZynqMP ZCU102 Rev1.0";
14 compatible = "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
H A Dzynqmp-zc1232-revA.dts3 * dts file for Xilinx ZynqMP ZC1232
12 #include "zynqmp.dtsi"
13 #include "zynqmp-clk-ccf.dtsi"
16 model = "ZynqMP ZC1232 RevA";
17 compatible = "xlnx,zynqmp-zc1232-revA", "xlnx,zynqmp-zc1232", "xlnx,zynqmp";
H A Dzynqmp-zcu102-revB.dts3 * dts file for Xilinx ZynqMP ZCU102 RevB
11 #include "zynqmp-zcu102-revA.dts"
14 model = "ZynqMP ZCU102 RevB";
15 compatible = "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
/openbmc/linux/Documentation/ABI/stable/
H A Dsysfs-driver-firmware-zynqmp1 What: /sys/devices/platform/firmware\:zynqmp-firmware/ggs*
17 # cat /sys/devices/platform/firmware\:zynqmp-firmware/ggs0
18 # echo <value> > /sys/devices/platform/firmware\:zynqmp-firmware/ggs0
22 # cat /sys/devices/platform/firmware\:zynqmp-firmware/ggs0
23 # echo 0x1234ABCD > /sys/devices/platform/firmware\:zynqmp-firmware/ggs0
27 What: /sys/devices/platform/firmware\:zynqmp-firmware/pggs*
46 # cat /sys/devices/platform/firmware\:zynqmp-firmware/pggs0
47 # echo <value> > /sys/devices/platform/firmware\:zynqmp-firmware/pggs0
51 # cat /sys/devices/platform/firmware\:zynqmp-firmware/pggs0
52 # echo 0x1234ABCD > /sys/devices/platform/firmware\:zynqmp-firmware/pggs0
[all …]
/openbmc/linux/Documentation/devicetree/bindings/power/reset/
H A Dxlnx,zynqmp-power.yaml4 $id: http://devicetree.org/schemas/power/reset/xlnx,zynqmp-power.yaml#
13 The zynqmp-power node describes the power management configurations.
18 const: xlnx,zynqmp-power
34 xlnx,zynqmp-ipi-mailbox.txt for typical controller that
59 zynqmp-firmware {
60 zynqmp-power {
61 compatible = "xlnx,zynqmp-power";
72 zynqmp-firmware {
73 zynqmp-power {
74 compatible = "xlnx,zynqmp-power";
/openbmc/linux/Documentation/devicetree/bindings/crypto/
H A Dxlnx,zynqmp-aes.yaml4 $id: http://devicetree.org/schemas/crypto/xlnx,zynqmp-aes.yaml#
7 title: Xilinx ZynqMP AES-GCM Hardware Accelerator
14 The ZynqMP AES-GCM hardened cryptographic accelerator is used to
19 const: xlnx,zynqmp-aes
29 zynqmp_firmware: zynqmp-firmware {
30 compatible = "xlnx,zynqmp-firmware";
32 xlnx_aes: zynqmp-aes {
33 compatible = "xlnx,zynqmp-aes";
/openbmc/linux/Documentation/devicetree/bindings/firmware/xilinx/
H A Dxlnx,zynqmp-firmware.yaml4 $id: http://devicetree.org/schemas/firmware/xilinx/xlnx,zynqmp-firmware.yaml#
12 description: The zynqmp-firmware node describes the interface to platform
13 firmware. ZynqMP has an interface to communicate with secure firmware.
24 const: xlnx,zynqmp-firmware
49 zynqmp-aes:
50 $ref: /schemas/crypto/xlnx,zynqmp-aes.yaml#
51 description: The ZynqMP AES-GCM hardened cryptographic accelerator is
72 #include <dt-bindings/power/xlnx-zynqmp-power.h>
74 zynqmp_firmware: zynqmp-firmware {
91 xlnx_aes: zynqmp-aes {
[all …]
/openbmc/u-boot/board/xilinx/
H A DKconfig8 string "Zynq/ZynqMP PS init file(s) location"
10 On Zynq and ZynqMP U-Boot SPL (or U-Boot proper if
14 psu_init_gpl.c on ZynqMP, ps7_init_gpl.c for Zynq-7000)
32 board/xilinx/zynqmp/$(CONFIG_DEFAULT_DEVICE_TREE)/psu_init_gpl.c
33 for ZynqMP.
37 board/xilinx/zynqmp/psu_init_gpl.c for ZynqMP. This file
/openbmc/u-boot/arch/arm/dts/
H A Dzynqmp-zcu102-rev1.0.dts3 * dts file for Xilinx ZynqMP ZCU102 Rev1.0
10 #include "zynqmp-zcu102-revB.dts"
13 model = "ZynqMP ZCU102 Rev1.0";
14 compatible = "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
H A Dzynqmp-zc1254-revA.dts3 * dts file for Xilinx ZynqMP ZC1254
13 #include "zynqmp.dtsi"
14 #include "zynqmp-clk-ccf.dtsi"
17 model = "ZynqMP ZC1254 RevA";
18 compatible = "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254", "xlnx,zynqmp";
H A Dzynqmp-zc1275-revA.dts3 * dts file for Xilinx ZynqMP ZC1275
13 #include "zynqmp.dtsi"
14 #include "zynqmp-clk-ccf.dtsi"
17 model = "ZynqMP ZC1275 RevA";
18 compatible = "xlnx,zynqmp-zc1275-revA", "xlnx,zynqmp-zc1275", "xlnx,zynqmp";
H A Dzynqmp-zcu102-revB.dts3 * dts file for Xilinx ZynqMP ZCU102 RevB
10 #include "zynqmp-zcu102-revA.dts"
13 model = "ZynqMP ZCU102 RevB";
14 compatible = "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
H A Dzynqmp-zc1275-revB.dts3 * dts file for Xilinx ZynqMP ZC1275 RevB
13 #include "zynqmp.dtsi"
14 #include "zynqmp-clk-ccf.dtsi"
17 model = "ZynqMP ZC1275 RevB";
18 compatible = "xlnx,zynqmp-zc1275-revB", "xlnx,zynqmp-zc1275", "xlnx,zynqmp";
H A Dzynqmp.dtsi3 * dts file for Xilinx ZynqMP
16 compatible = "xlnx,zynqmp";
120 compatible = "xlnx,zynqmp-pm";
147 compatible = "xlnx,zynqmp-nvmem-fw";
157 compatible = "xlnx,zynqmp-pcap-fpga";
161 compatible = "xlnx,zynqmp-reset";
283 compatible = "xlnx,zynqmp-dma-1.0";
295 compatible = "xlnx,zynqmp-dma-1.0";
307 compatible = "xlnx,zynqmp-dma-1.0";
319 compatible = "xlnx,zynqmp-dma-1.0";
[all …]
/openbmc/linux/Documentation/devicetree/bindings/dma/xilinx/
H A Dxlnx,zynqmp-dpdma.yaml4 $id: http://devicetree.org/schemas/dma/xilinx/xlnx,zynqmp-dpdma.yaml#
7 title: Xilinx ZynqMP DisplayPort DMA Controller
10 These bindings describe the DMA engine included in the Xilinx ZynqMP
25 The cell is the DMA channel ID (see dt-bindings/dma/xlnx-zynqmp-dpdma.h
29 const: xlnx,zynqmp-dpdma
61 #include <dt-bindings/power/xlnx-zynqmp-power.h>
64 compatible = "xlnx,zynqmp-dpdma";
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dxlnx,zynqmp-psgtr.yaml4 $id: http://devicetree.org/schemas/phy/xlnx,zynqmp-psgtr.yaml#
7 title: Xilinx ZynqMP Gigabit Transceiver PHY
13 This binding describes the Xilinx ZynqMP Gigabit Transceiver (GTR) PHY. The
43 - xlnx,zynqmp-psgtr-v1.1
44 - xlnx,zynqmp-psgtr
85 const: xlnx,zynqmp-psgtr-v1.1
96 compatible = "xlnx,zynqmp-psgtr-v1.1";
/openbmc/openbmc/meta-arm/meta-arm/recipes-bsp/trusted-firmware-a/files/
H A D0001-fix-zynqmp-handle-secure-SGI-at-EL1-for-OP-TEE.patch4 Subject: [PATCH] fix(zynqmp): handle secure SGI at EL1 for OP-TEE
13 plat/xilinx/zynqmp/platform.mk | 2 +-
18 diff --git a/plat/xilinx/zynqmp/platform.mk b/plat/xilinx/zynqmp/platform.mk
20 --- a/plat/xilinx/zynqmp/platform.mk
21 +++ b/plat/xilinx/zynqmp/platform.mk
/openbmc/qemu/include/hw/arm/
H A Dxlnx-zynqmp.h24 #include "hw/net/xlnx-zynqmp-can.h"
31 #include "hw/intc/xlnx-zynqmp-ipi.h"
32 #include "hw/rtc/xlnx-zynqmp-rtc.h"
39 #include "hw/nvram/xlnx-zynqmp-efuse.h"
41 #include "hw/misc/xlnx-zynqmp-apu-ctrl.h"
42 #include "hw/misc/xlnx-zynqmp-crf.h"
46 #define TYPE_XLNX_ZYNQMP "xlnx-zynqmp"
72 * ZynqMP maps the ARM GIC regions (GICC, GICD ...) at consecutive 64k offsets

12345678910>>...12