Home
last modified time | relevance | path

Searched full:set1 (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/include/linux/
H A Dsignal.h109 static inline int sigequalsets(const sigset_t *set1, const sigset_t *set2) in sigequalsets() argument
113 return (set1->sig[3] == set2->sig[3]) && in sigequalsets()
114 (set1->sig[2] == set2->sig[2]) && in sigequalsets()
115 (set1->sig[1] == set2->sig[1]) && in sigequalsets()
116 (set1->sig[0] == set2->sig[0]); in sigequalsets()
118 return (set1->sig[1] == set2->sig[1]) && in sigequalsets()
119 (set1->sig[0] == set2->sig[0]); in sigequalsets()
121 return set1->sig[0] == set2->sig[0]; in sigequalsets()
/openbmc/linux/include/linux/mfd/
H A Dmax8997.h171 * SET1~3 DVS GPIOs control Buck1, 2, and 5 simultaneously. Therefore,
181 int buck125_gpios[3]; /* GPIO of [0]SET1, [1]SET2, [2]SET3 */
182 int buck125_default_idx; /* Default value of SET1, 2, 3 */
/openbmc/linux/arch/mips/loongson64/
H A Dsmp.h27 #define SET1 0x18 macro
/openbmc/linux/drivers/net/wireless/ath/ath9k/
H A Dantenna.c95 bool result, set1, set2; in ath_ant_div_comb_alt_check() local
97 result = set1 = set2 = false; in ath_ant_div_comb_alt_check()
101 set1 = true; in ath_ant_div_comb_alt_check()
117 if ((set1 && (alt_rssi_avg >= (main_rssi_avg - 5))) || in ath_ant_div_comb_alt_check()
127 if ((set1 && (alt_rssi_avg >= (main_rssi_avg - 3))) || in ath_ant_div_comb_alt_check()
/openbmc/linux/drivers/regulator/
H A Dmax8998.c293 dev_dbg(max8998->dev, "%s: SET1:%d, SET2:%d\n", in max8998_set_voltage_buck_sel()
703 /* Check if SET1 is not equal to 0 */ in max8998_pmic_probe()
706 "MAX8998 SET1 GPIO defined as 0 !\n"); in max8998_pmic_probe()
H A Dmax8997-regulator.c53 int set1 = ((max8997->buck125_gpioindex) >> 2) & 0x1; in max8997_set_gpio() local
55 gpio_set_value(max8997->buck125_gpios[0], set1); in max8997_set_gpio()
1122 "MAX8997 SET1"); in max8997_pmic_probe()
1138 & 0x1); /* SET1 */ in max8997_pmic_probe()
H A Ds5m8767.c804 "S5M8767 SET1"); in s5m8767_pmic_probe()
818 /* SET1 GPIO */ in s5m8767_pmic_probe()
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dmax8998.txt92 max8998,pmic-buck1-dvs-gpios = <&gpx0 0 1 0 0>, /* SET1 */
/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dmediatek-pcie-gen3.yaml40 (MSI SET0) (MSI SET1) ... (MSI SET7)
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dpch.c133 void enable_all_gpe(u32 set1, u32 set2, u32 set3, u32 set4) in enable_all_gpe() argument
135 outl(set1, ACPI_BASE_ADDRESS + GPE0_EN(GPE_31_0)); in enable_all_gpe()
/openbmc/linux/drivers/clk/bcm/
H A Dclk-bcm2835.c443 u32 set1; member
453 .set1 = (2 << A2W_PLL_KI_SHIFT) | (8 << A2W_PLL_KP_SHIFT),
463 .set1 = (6 << A2W_PLLH_KP_SHIFT),
710 ana[1] |= data->ana->set1; in bcm2835_pll_set_rate()
/openbmc/linux/arch/powerpc/boot/dts/
H A Dturris1x.dts358 * CPLD firmware maps SET0, SET1 and SET2
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5250-spring.dts127 s5m8767,pmic-buck-ds-gpios = <&gpx2 3 GPIO_ACTIVE_LOW>, /* SET1 */
/openbmc/u-boot/arch/arm/dts/
H A Dexynos5250-spring.dts250 s5m8767,pmic-buck-ds-gpios = <&gpx2 3 GPIO_ACTIVE_LOW>, /* SET1 */
/openbmc/linux/arch/arc/mm/
H A Dtlb.c680 * [set1] | 4 | 5 | 6 | 7 | | 2 | 3 |
/openbmc/u-boot/arch/arm/mach-omap2/
H A Dclocks-common.c461 /* Pull the GPIO low to select SET0 register, while we program SET1 */ in do_scale_vcore()
/openbmc/qemu/disas/
H A Dsh4.c245 #define SH_MERGE_ARCH_SET(SET1, SET2) ((SET1) & (SET2)) argument
253 #define SH_MERGE_ARCH_SET_VALID(SET1, SET2) \ argument
254 SH_VALID_ARCH_SET (SH_MERGE_ARCH_SET (SET1, SET2))
/openbmc/linux/drivers/gpu/drm/panel/
H A Dpanel-sitronix-st7701.c41 #define DSI_CMD2_BK1_SPD1 0xC1 /* Source pre_drive timing set1 */
/openbmc/linux/drivers/iio/accel/
H A Dmsa311.c1027 "can't disable set0/set1 interrupts\n"); in msa311_chip_init()
/openbmc/linux/drivers/media/pci/bt8xx/
H A Dbttv-driver.c2545 "set0", "set1", "set2", "set3", in bttv_risc_decode()
/openbmc/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_main.c4226 BNX2X_ERR("FATAL HW block attention set1 0x%x\n", in bnx2x_attn_int_deasserted1()