Home
last modified time | relevance | path

Searched full:inhibit (Results 1 – 25 of 199) sorted by relevance

12345678

/openbmc/linux/include/sound/
H A Dcs8427.h154 #define CS8427_DETCI (1<<3) /* D to E CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit …
155 #define CS8427_EFTCI (1<<2) /* E to F CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit …
164 #define CS8427_DETUI (1<<1) /* D to E U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */
165 #define CS8427_EFTUI (1<<1) /* E to F U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */
/openbmc/openbmc/meta-ibm/conf/machine/
H A Dwitherspoon.conf29 # Inhibit phosphor-hwmon-config-mrw
32 # Inhibit phosphor-fan-presence-mrw-native
36 # Inhibit phosphor-fan-control-fan-config-mrw-native
/openbmc/linux/arch/sh/include/asm/
H A Dcmpxchg-grb.h20 "+r" (val) /* inhibit r15 overloading */ in xchg_u32()
42 "+r" (val) /* inhibit r15 overloading */ in xchg_u16()
64 "+r" (val) /* inhibit r15 overloading */ in xchg_u8()
/openbmc/qemu/net/
H A Daf-xdp.c54 bool inhibit; member
279 if (!s->inhibit && nc->queue_index == s->n_queues - 1 && s->xdp_flags in af_xdp_cleanup()
348 s->inhibit = opts->has_inhibit && opts->inhibit; in af_xdp_socket_create()
349 if (s->inhibit) { in af_xdp_socket_create()
468 if ((opts->has_inhibit && opts->inhibit) != !!opts->sock_fds) { in net_init_af_xdp()
469 error_setg(errp, "'inhibit=on' requires 'sock-fds' and vice versa"); in net_init_af_xdp()
/openbmc/linux/include/uapi/linux/
H A Drseq.h123 * Inhibit instruction sequence block restart on preemption
126 * Inhibit instruction sequence block restart on signal
129 * Inhibit instruction sequence block restart on migration for
/openbmc/linux/tools/testing/selftests/rseq/
H A Drseq-abi.h139 * Inhibit instruction sequence block restart on preemption
142 * Inhibit instruction sequence block restart on signal
145 * Inhibit instruction sequence block restart on migration for
/openbmc/u-boot/include/configs/km/
H A Dkm83xx-common.h231 /* IMMRBAR & PCI IO: cache-inhibit and guarded */
239 /* PRIO1, PIGGY: icache cacheable, but dcache-inhibit and guarded */
248 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
/openbmc/u-boot/include/configs/
H A DMPC832XEMDS.h432 /* IMMRBAR & PCI IO: cache-inhibit and guarded */
444 /* BCSR: cache-inhibit and guarded */
456 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
495 /* PCI MMIO space: cache-inhibit and guarded */
H A DMPC837XERDB.h524 /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
536 /* L2 Switch: cache-inhibit and guarded */
548 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
582 /* PCI MMIO space: cache-inhibit and guarded */
H A DMPC837XEMDS.h509 /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
521 /* BCSR: cache-inhibit and guarded */
533 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
567 /* PCI MMIO space: cache-inhibit and guarded */
H A Dkm8360.h199 /* PAXE: icache cacheable, but dcache-inhibit and guarded */
220 /* BFTIC3: icache cacheable, but dcache-inhibit and guarded */
H A Dtuxx1.h156 /* APP1: icache cacheable, but dcache-inhibit and guarded */
176 /* APP2: icache cacheable, but dcache-inhibit and guarded */
H A DMPC8323ERDB.h350 /* IMMRBAR & PCI IO: cache-inhibit and guarded */
362 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
401 /* PCI MMIO space: cache-inhibit and guarded */
H A DMPC8315ERDB.h465 /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */
477 /* FLASH: icache cacheable, but dcache-inhibit and guarded */
511 /* PCI MMIO space: cache-inhibit and guarded */
/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Logging/
H A DEntry.interface.yaml59 be notified about the Entry. If the value is set to 'Inhibit' then
112 - name: Inhibit
/openbmc/qemu/accel/
H A Daccel-blocker.c2 * Lock to inhibit accelerator ioctls
106 * We allow to inhibit only when holding the BQL, so we can identify in accel_ioctl_inhibit_begin()
/openbmc/qemu/target/mips/tcg/
H A Dexception.c124 [EXCP_TLBXI] = "TLB execute-inhibit",
125 [EXCP_TLBRI] = "TLB read-inhibit",
/openbmc/linux/Documentation/input/
H A Dinput-programming.rst179 inhibit and uninhibit operations, respectively. Indeed, the meaning of close()
183 Calling the device's close() method on inhibit (if there are users) allows the
189 input handlers. Userspace might want to inhibit a device in anticipation before
202 is not aware of input-specific inhibit (nor should it be). Composite devices
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_lrc.c851 bool inhibit) in init_common_regs() argument
858 if (inhibit) in init_common_regs()
931 bool inhibit) in __lrc_init_regs() argument
944 if (inhibit) in __lrc_init_regs()
947 set_offsets(regs, reg_offsets(engine), engine, inhibit); in __lrc_init_regs()
949 init_common_regs(regs, ce, engine, inhibit); in __lrc_init_regs()
959 bool inhibit) in lrc_init_regs() argument
961 __lrc_init_regs(ce->lrc_reg_state, ce, engine, inhibit); in lrc_init_regs()
1017 bool inhibit = true; in lrc_init_state() local
1025 inhibit = false; in lrc_init_state()
[all …]
/openbmc/openbmc/meta-phosphor/classes/
H A Dobmc-phosphor-systemd.bbclass14 # Inhibit the warning that is displayed if a service unit without a
118 inhibit = listvar_to_list(d, 'INHIBIT_SYSTEMD_RESTART_POLICY_WARNING')
121 unit.name not in inhibit and \
/openbmc/linux/include/dt-bindings/reset/
H A Dimx7-reset.h41 * can be used to inhibit PCIe LTTSM, so, in a way, it can be thoguht
/openbmc/openbmc/poky/meta/recipes-core/glibc/glibc/
H A D0005-nativesdk-glibc-Raise-the-size-of-arrays-containing-.patch75 - --inhibit-cache Do not use " LD_SO_CACHE "\n\
76 + --inhibit-cache Do not use %s\n\
H A D0022-Avoid-hardcoded-build-time-paths-in-the-output-binar.patch20 @@ -229,9 +229,9 @@ libsupport-inhibit-o += .o
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dmmio_context.c230 gvt_dbg_core("add lri reg pair 0x%x:0x%x in inhibit ctx, vgpu:%d, rind_id:%d\n", in restore_context_mmio_for_inhibit()
260 gvt_dbg_core("add lri reg pair 0x%x:0x%x in inhibit ctx, vgpu:%d, rind_id:%d\n", in restore_render_mocs_control_for_inhibit()
287 gvt_dbg_core("add lri reg pair 0x%x:0x%x in inhibit ctx, vgpu:%d, rind_id:%d\n", in restore_render_mocs_l3cc_for_inhibit()
300 * inhibit context, it contains tracked engine mmio, render_mocs and
515 * image if it's not inhibit context, it will restore in switch_mmio()
/openbmc/linux/sound/i2c/
H A Dcs8427.c176 Inhibit D->E transfers from overwriting first 5 bytes of CS data. in snd_cs8427_init()
177 Inhibit D->E transfers (all) of CS data. in snd_cs8427_init()
186 Inhibit D->E transfers. in snd_cs8427_init()
187 Inhibit E->F transfers. */ in snd_cs8427_init()

12345678