Home
last modified time | relevance | path

Searched full:hstx (Results 1 – 25 of 25) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,qusb2-phy.yaml114 qcom,hstx-trim-value:
116 It is a 4 bit value that specifies tuning for HSTX
137 It is a 1 bit value that specifies how long the HSTX
178 qcom,hstx-trim-value: false
H A Drealtek,usb2phy.yaml96 realtek,inverse-hstx-sync-clock:
148 realtek,inverse-hstx-sync-clock: false
172 realtek,inverse-hstx-sync-clock;
/openbmc/linux/Documentation/devicetree/bindings/nvmem/
H A Dqcom,qfprom.yaml99 hstx-trim-primary@25b {
117 hstx-trim-primary@1eb {
/openbmc/linux/include/dt-bindings/phy/
H A Dphy-qcom-qusb2.h9 /* PHY HSTX TRIM bit values (24mA to 15mA) */
/openbmc/linux/Documentation/devicetree/bindings/display/msm/
H A Ddsi-phy-10nm.yaml64 for the HSTX drive. Use supported levels (mV) to offset the drive level
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsdm850-samsung-w737.dts607 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
635 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
H A Dsdm845-mtp.dts665 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
699 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
H A Dsdm850-lenovo-yoga-c630.dts747 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
775 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
H A Dsdm845-samsung-starqltechn.dts409 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
H A Dsdm845-db845c.dts1067 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
1095 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
H A Dsdm845-xiaomi-beryllium-common.dtsi544 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
H A Dsdm845-cheza.dtsi967 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
989 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_22_8_MA>;
H A Dsdm845-lg-common.dtsi539 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
H A Dsdm845-xiaomi-polaris.dts664 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
H A Dsdm845-oneplus-common.dtsi768 qcom,hstx-trim-value = <QUSB2_V2_HSTX_TRIM_21_6_MA>;
H A Dsdm670.dtsi583 qusb2_hstx_trim: hstx-trim@1eb {
H A Dqcm2290.dtsi684 qusb2_hstx_trim: hstx-trim@25b {
H A Dsdm630.dtsi586 qusb2_hstx_trim: hstx-trim@240 {
H A Dsdm845.dtsi1220 qusb2p_hstx_trim: hstx-trim-primary@1eb {
1225 qusb2s_hstx_trim: hstx-trim-secondary@1eb {
H A Dsm6115.dtsi875 qusb2_hstx_trim: hstx-trim@25b {
H A Dmsm8998.dtsi873 qusb2_hstx_trim: hstx-trim@23a {
H A Dsc7180.dtsi812 qusb2p_hstx_trim: hstx-trim-primary@25b {
/openbmc/linux/drivers/phy/qualcomm/
H A Dphy-qcom-qusb2.c1021 dev_dbg(dev, "failed to lookup tune2 hstx trim value\n"); in qusb2_phy_probe()
1042 if (!of_property_read_u32(dev->of_node, "qcom,hstx-trim-value", in qusb2_phy_probe()
/openbmc/linux/drivers/gpu/drm/bridge/cadence/
H A Dcdns-dsi-core.c820 * HSTX and LPRX timeouts are both expressed in TX byte clk cycles and in cdns_dsi_bridge_enable()
/openbmc/linux/drivers/gpu/drm/vc4/
H A Dvc4_dsi.c1513 DSI_PORT_BIT(INT_HSTX_TO), "HSTX timeout"); in vc4_dsi_irq_handler()