Home
last modified time | relevance | path

Searched full:gtr (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/arch/powerpc/boot/dts/
H A Dakebono.dts20 compatible = "ibm,akebono", "ibm,476gtr";
86 compatible = "ibm,476gtr-hsta-msi", "ibm,hsta-msi";
108 compatible = "ibm,mcmal-476gtr", "ibm,mcmal2";
123 compatible = "ibm,476gtr-ahci";
130 compatible = "ibm,476gtr-ehci", "generic-ehci";
137 compatible = "ibm,476gtr-sdhci", "generic-sdhci";
144 compatible = "ibm,476gtr-ohci", "generic-ohci";
151 compatible = "ibm,476gtr-ohci", "generic-ohci";
169 compatible = "ibm,rgmii-wol-476gtr", "ibm,rgmii-wol";
176 compatible = "ibm,emac-476gtr", "ibm,emac4sync";
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Darmada-385-clearfog-gtr.dtsi3 * Device Tree file for Clearfog GTR machines rev 1.0 (88F6825)
144 cf_gtr_switch_reset_pins: cf-gtr-switch-reset-pins {
149 cf_gtr_usb3_con_vbus: cf-gtr-usb3-con-vbus {
154 cf_gtr_fan_pwm: cf-gtr-fan-pwm {
165 cf_gtr_sdhci_pins: cf-gtr-sdhci-pins {
172 cf_gtr_isolation_pins: cf-gtr-isolation-pins {
177 cf_gtr_poe_reset_pins: cf-gtr-poe-reset-pins {
187 cf_gtr_front_button_pins: cf-gtr-front-button-pins {
192 cf_gtr_rear_button_pins: cf-gtr-rear-button-pins {
H A Darmada-385-clearfog-gtr-s4.dts3 #include "armada-385-clearfog-gtr.dtsi"
6 model = "SolidRun Clearfog GTR S4";
H A Darmada-385-clearfog-gtr-l8.dts3 #include "armada-385-clearfog-gtr.dtsi"
6 model = "SolidRun Clearfog GTR L8";
H A DMakefile38 armada-385-clearfog-gtr-s4.dtb \
39 armada-385-clearfog-gtr-l8.dtb \
/openbmc/linux/Documentation/devicetree/bindings/powerpc/4xx/
H A Dakebono.txt12 - compatible : "ibm,akebono" , "ibm,476gtr".
20 - compatible : should be "ibm,476gtr-sdhci","generic-sdhci".
30 - compatible : should be "ibm,476gtr-ahci".
H A Dhsta.txt5 The 476gtr SoC contains a high speed serial assist module attached
14 - compatible : "ibm,476gtr-hsta-msi", "ibm,hsta-msi"
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dxlnx,zynqmp-psgtr.yaml13 This binding describes the Xilinx ZynqMP Gigabit Transceiver (GTR) PHY. The
14 GTR provides four lanes and is used by USB, SATA, PCIE, Display port and
23 - description: The GTR lane
/openbmc/bmcweb/redfish-core/include/generated/enums/
H A Dattribute_registry.hpp28 GTR, enumerator
94 {MapFromCondition::GTR, "GTR"},
/openbmc/u-boot/arch/arm/mach-uniphier/dram/
H A Dcmd_ddrphy.c144 u32 gtr = readl(dx_base + PHY_DX_GTR); in __wld_dump() local
148 u32 wlsl = (gtr >> (12 + 2 * rank)) & 0x3; /* System Latency */ in __wld_dump()
167 u32 gtr = readl(dx_base + PHY_DX_GTR); in __dqsgd_dump() local
171 u32 dgsl = (gtr >> (3 * rank)) & 0x7; /* System Latency */ in __dqsgd_dump()
257 DX_REG_DUMP(dx, GTR); in reg_dump()
H A Dcmd_ddrmphy.c170 u32 gtr = readl(dx_base + MPHY_DX_GTR); in __wld_dump() local
174 u32 wlsl = (gtr >> (12 + 2 * rank)) & 0x3; /* System Latency */ in __wld_dump()
193 u32 gtr = readl(dx_base + MPHY_DX_GTR); in __dqsgd_dump() local
197 u32 dgsl = (gtr >> (3 * rank)) & 0x7; /* System Latency */ in __dqsgd_dump()
287 DX_REG_DUMP(dx, GTR); in reg_dump()
H A Dumc-pxs2.c120 u32 gtr; in ddrphy_get_system_latency() local
124 gtr = readl(dx_base + MPHY_DX_GTR); in ddrphy_get_system_latency()
126 dgsl = gtr & 0x7; in ddrphy_get_system_latency()
132 gtr >>= 3; in ddrphy_get_system_latency()
/openbmc/linux/Documentation/devicetree/bindings/ata/
H A Dahci-platform.yaml29 - ibm,476gtr-ahci
55 - ibm,476gtr-ahci
/openbmc/linux/arch/powerpc/platforms/44x/
H A DKconfig196 bool "IBM Akebono (476gtr) Support"
211 This option enables support for the IBM Akebono (476gtr) evaluation board
/openbmc/linux/drivers/ata/
H A Dahci_platform.c83 { .compatible = "ibm,476gtr-ahci", },
/openbmc/linux/arch/mips/include/asm/sgi/
H A Dgio.h56 * 0x02 GTR TokenRing
/openbmc/linux/arch/arm64/boot/dts/xilinx/
H A Dzynqmp-zcu102-revA.dts247 gtr-sel0-hog {
253 gtr-sel1-hog {
259 gtr-sel2-hog {
265 gtr-sel3-hog {
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dgeneric-ohci.yaml46 - ibm,476gtr-ohci
H A Dgeneric-ehci.yaml62 - ibm,476gtr-ehci
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sunxi_dw.h139 u32 gtr; /* 0x40 general timing register */ member
H A Ddram_sun9i.h147 u32 gtr; /* DATX8 general timing register */ member
/openbmc/bmcweb/redfish-core/schema/dmtf/json-schema/
H A DAttributeRegistry.v1_3_9.json614 "GTR",
622 "GTR": "The logical operation for 'Greater than'.", string
/openbmc/bmcweb/redfish-core/schema/dmtf/json-schema-installed/
H A DAttributeRegistry.v1_3_9.json614 "GTR",
622 "GTR": "The logical operation for 'Greater than'.", string
/openbmc/linux/drivers/cpufreq/
H A Dgx-suspmod.c97 #define GTR (1<<2) /* globally enable IO traps */ macro
/openbmc/linux/arch/powerpc/platforms/4xx/
H A Dpci.c1436 || of_device_is_compatible(np, "ibm,plb-pciex-476gtr")) in ppc4xx_pciex_check_core_init()
1748 port->node, "ibm,plb-pciex-476gtr")) in ppc4xx_setup_one_pciex_POM()
1881 port->node, "ibm,plb-pciex-476gtr")) in ppc4xx_configure_pciex_PIMs()

12