Home
last modified time | relevance | path

Searched full:data3 (Results 1 – 25 of 96) sorted by relevance

1234

/openbmc/linux/arch/arm64/lib/
H A Dstrcmp.S36 #define data3 x7 macro
137 ldr data3, [src2], 8
139 rev data3, data3
142 orr data3, data3, tmp
143 sub has_nul, data3, zeroones
144 orr tmp, data3, REP8_7f
153 ldr data3, [src1, off1]
156 rev data3, data3
158 sub has_nul, data3, zeroones
159 orr tmp, data3, REP8_7f
[all …]
/openbmc/qemu/tests/unit/
H A Dtest-aio.c202 BHTestData data3 = { .n = 0, .max = 2 }; in test_bh_delete_from_cb_many() local
207 data3.bh = aio_bh_new(ctx, bh_delete_cb, &data3); in test_bh_delete_from_cb_many()
212 qemu_bh_schedule(data3.bh); in test_bh_delete_from_cb_many()
216 g_assert_cmpint(data3.n, ==, 0); in test_bh_delete_from_cb_many()
222 g_assert_cmpint(data3.n, ==, 1); in test_bh_delete_from_cb_many()
228 data3.n < data3.max || in test_bh_delete_from_cb_many()
234 g_assert_cmpint(data3.n, ==, data3.max); in test_bh_delete_from_cb_many()
238 g_assert(data3.bh == NULL); in test_bh_delete_from_cb_many()
538 BHTestData data3 = { .n = 0, .max = 2 }; in test_source_bh_delete_from_cb_many() local
543 data3.bh = aio_bh_new(ctx, bh_delete_cb, &data3); in test_source_bh_delete_from_cb_many()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/
H A Ddump.c40 u32 data3; /* error-specific data */ member
94 u32 data3; /* error-specific data */ member
162 IWL_ERR(fwrt, "0x%08X | umac data3\n", table.data3); in iwl_fwrt_dump_umac_error_log()
242 IWL_ERR(fwrt, "0x%08X | data3\n", table.data3); in iwl_fwrt_dump_lmac_error_log()
283 u32 data1, data2, data3; member
325 IWL_ERR(fwrt, "0x%08X | tcm data3\n", table.data3); in iwl_fwrt_dump_tcm_error_log()
352 u32 data1, data2, data3; member
398 IWL_ERR(fwrt, "0x%08X | rcm data3\n", table.data3); in iwl_fwrt_dump_rcm_error_log()
/openbmc/linux/arch/ia64/kernel/
H A Derr_inject.c50 u64 data3; member
94 err_data_buffer[cpu].data3); in show()
169 err_data_buffer[cpu].data3); in store()
184 err_data_buffer[cpu].data3, in store_err_data_buffer()
190 &err_data_buffer[cpu].data3); in store_err_data_buffer()
/openbmc/linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-dsidphy.c117 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg05 */
120 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg06 */
125 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg07 */
128 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg08 */
131 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg09 */
134 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg0a */
137 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg0c */
143 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg0d */
146 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg0e */
149 /* Clock/Data0/Data1/Data2/Data3 Lane Register Part: reg10 */
[all …]
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_vf_error.c54 u32 data1, data2, data3; in amdgpu_vf_error_trans_all() local
80 data3 = (adev->virt.vf_errors.data[index] >> 32) & 0xFFFFFFFF; in amdgpu_vf_error_trans_all()
82 adev->virt.ops->trans_msg(adev, IDH_LOG_VF_ERROR, data1, data2, data3); in amdgpu_vf_error_trans_all()
H A Duvd_v5_0.c631 uint32_t data1, data3, suvd_flags; in uvd_v5_0_enable_clock_gating() local
634 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating()
643 data3 |= (UVD_CGC_GATE__SYS_MASK | in uvd_v5_0_enable_clock_gating()
663 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v5_0_enable_clock_gating()
664 data3 &= ~UVD_CGC_GATE__REGS_MASK; in uvd_v5_0_enable_clock_gating()
667 data3 = 0; in uvd_v5_0_enable_clock_gating()
672 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating()
H A Duvd_v6_0.c1279 uint32_t data1, data3; in uvd_v6_0_enable_clock_gating() local
1282 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating()
1299 data3 |= (UVD_CGC_GATE__SYS_MASK | in uvd_v6_0_enable_clock_gating()
1321 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v6_0_enable_clock_gating()
1323 data3 &= ~UVD_CGC_GATE__REGS_MASK; in uvd_v6_0_enable_clock_gating()
1325 data3 = 0; in uvd_v6_0_enable_clock_gating()
1329 WREG32(mmUVD_CGC_GATE, data3); in uvd_v6_0_enable_clock_gating()
/openbmc/linux/arch/sh/kernel/cpu/sh3/
H A Dprobe.c18 unsigned long addr0, addr1, data0, data1, data2, data3; in cpu_probe() local
42 data3 = __raw_readl(addr0); in cpu_probe()
59 if (data0 == data1 && data2 == data3) { /* Shadow */ in cpu_probe()
/openbmc/linux/drivers/net/wireless/mediatek/mt76/
H A Dmt76_connac3_mac.c127 he->data3 = HE_PREP(DATA3_BSS_COLOR, BSS_COLOR, rxv[9]) | in mt76_connac3_mac_decode_he_radiotap()
145 he->data3 |= HE_PREP(DATA3_BEAM_CHANGE, BEAM_CHNG, rxv[8]) | in mt76_connac3_mac_decode_he_radiotap()
153 he->data3 |= HE_PREP(DATA3_UL_DL, UPLINK, rxv[5]); in mt76_connac3_mac_decode_he_radiotap()
159 he->data3 |= HE_PREP(DATA3_UL_DL, UPLINK, rxv[5]); in mt76_connac3_mac_decode_he_radiotap()
/openbmc/linux/drivers/usb/misc/sisusbvga/
H A Dsisusb.h256 __u32 data3; /* operation dependent */ member
260 #define SUCMD_GET 0x01 /* for all: data0 = index, data3 = port */
267 #define SUCMD_CLRSCR 0x07 /* data0:1:2 = length, data3 = address */
271 #define SUCMD_SETMODE 0x09 /* Set a display mode (data3 = SiS mode) */
272 #define SUCMD_SETVESAMODE 0x0a /* Set a display mode (data3 = VESA mode) */
/openbmc/qemu/tests/uefi-test-tools/UefiTestToolsPkg/BiosTablesTest/
H A DBiosTablesTest.c128 InverseSignature->Data3 = gBiosTablesTestGuid.Data3; in BiosTablesTestMain()
129 InverseSignature->Data3 ^= MAX_UINT16; in BiosTablesTestMain()
/openbmc/qemu/block/
H A Dvhdx.h55 * Random algorithm (noted by 0x4XXX for .data3)
79 uint16_t data3; member
426 guid->data3 = le16_to_cpu(guid->data3); in leguid_to_cpus()
433 guid->data3 = cpu_to_le16(guid->data3); in cpu_to_leguids()
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dti816x_emif4.c62 writel((0x20 << 10) | 0x20, DDRPHY_CONFIG_BASE + 0x2dc); /* data3 writelvl init ratio */ in ddr_init_settings()
72 writel((0x20 << 10) | 0x20, DDRPHY_CONFIG_BASE + 0x2E8); /* data3 gatelvl init ratio */ in ddr_init_settings()
87 writel(0x4, DDRPHY_CONFIG_BASE + 0x294); /* data3 io config - output impedance of pa */ in ddr_init_settings()
88 writel(0x4, DDRPHY_CONFIG_BASE + 0x298); /* data3 io clk config - output impedance of pad */ in ddr_init_settings()
/openbmc/libcper/
H A Dcper-utils.c287 guid->Data1, guid->Data2, guid->Data3, guid->Data4[0], in guid_to_string()
302 &out->Data1, &out->Data2, &out->Data3, out->Data4, in string_to_guid()
312 a->Data3 != b->Data3) { in guid_equal()
/openbmc/ipmitool/lib/
H A Dipmi_sel.c544 int data3; in get_supermicro_evt_desc() local
549 * data1,data2,data3 in get_supermicro_evt_desc()
553 data3 = rec->sel_type.standard_type.event_data[2]; in get_supermicro_evt_desc()
616 (data3 & 0x03) + 1); in get_supermicro_evt_desc()
619 (data2 >> 4) + 0x40 + (data3 & 0x3) * 4, in get_supermicro_evt_desc()
620 (data2 & 0xf) + 0x27, (data3 & 0x03) + 1); in get_supermicro_evt_desc()
623 (data2 >> 4) + 0x40 + (data3 & 0x3) * 3, in get_supermicro_evt_desc()
624 (data2 & 0xf) + 0x27, (data3 & 0x03) + 1); in get_supermicro_evt_desc()
631 if (data1 == 0x80 && data3 == 0xFF) { in get_supermicro_evt_desc()
655 int data1, data2, data3; in get_dell_evt_desc() local
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dlvds.yaml61 DATA3 ><_CTL3_><__B1__><__B0__><__G1__><__G0__><__R1__><__R0__><
73 DATA3 ><_CTL3_><__B7__><__B6__><__G7__><__G6__><__R7__><__R6__><
/openbmc/qemu/hw/usb/
H A Ddev-uas.c132 USBPacket *data3[UAS_MAX_STREAMS + 1]; member
682 if (uas->data3[i] == p) { in usb_uas_cancel_io()
683 uas->data3[i] = NULL; in usb_uas_cancel_io()
725 if (uas_using_streams(uas) && uas->data3[req->tag] != NULL) { in usb_uas_command()
726 req->data = uas->data3[req->tag]; in usb_uas_command()
728 uas->data3[req->tag] = NULL; in usb_uas_command()
885 assert(uas->data3[p->stream] == NULL); in usb_uas_handle_data()
886 uas->data3[p->stream] = p; in usb_uas_handle_data()
/openbmc/u-boot/drivers/misc/
H A Dmxc_ocotp.c386 writel(0, &regs->data3); in fuse_prog()
392 writel(0, &regs->data3); in fuse_prog()
398 writel(0, &regs->data3); in fuse_prog()
404 writel(val, &regs->data3); in fuse_prog()
/openbmc/linux/drivers/media/usb/gspca/
H A Dt613.c88 const u8 data3[9]; member
150 .data3 =
172 .data3 =
194 .data3 =
213 .data3 = {0x40, 0x80, 0xc0, 0x50, 0xa0, 0xf0, 0x53, 0xa6,
644 reg_w_ixbuf(gspca_dev, 0xe0, sensor->data3, sizeof sensor->data3); in sd_init()
666 reg_w_ixbuf(gspca_dev, 0xe0, sensor->data3, sizeof sensor->data3); in sd_init()
/openbmc/linux/drivers/media/dvb-frontends/cxd2880/
H A Dcxd2880_tnrdmd_dvbt2.c159 const u8 *data3 = NULL; in x_tune_dvbt2_demod_setting() local
263 data3 = clk_mode_settings_a3; in x_tune_dvbt2_demod_setting()
268 data3 = clk_mode_settings_b3; in x_tune_dvbt2_demod_setting()
273 data3 = clk_mode_settings_c3; in x_tune_dvbt2_demod_setting()
337 0x3c, &data3[0], 2); in x_tune_dvbt2_demod_setting()
343 0x56, &data3[2], 3); in x_tune_dvbt2_demod_setting()
/openbmc/pldm/oem/ampere/event/
H A Dcper.cpp24 if (a->Data1 != b->Data1 || a->Data2 != b->Data2 || a->Data3 != b->Data3) in guid_equal()
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstih407-pinctrl.dtsi735 DATA3 = <&pio11 0 ALT1 IN SE_NICLK_IO 0 CLK_A>;
763 DATA3 = <&pio12 4 ALT1 IN SE_NICLK_IO 0 CLK_A>;
791 DATA3 = <&pio14 0 ALT2 IN SE_NICLK_IO 0 CLK_A>;
864 DATA3 = <&pio12 4 ALT3 OUT SE_NICLK_IO 0 CLK_A>;
904 DATA3 = <&pio11 0 ALT3 IN SE_NICLK_IO 0 CLK_A>;
1101 data3 = <&pio34 2 ALT1 OUT>;
1124 data3 = <&pio33 2 ALT1 IN>;
/openbmc/u-boot/arch/arm/dts/
H A Dstih407-pinctrl.dtsi741 DATA3 = <&pio11 0 ALT1 IN SE_NICLK_IO 0 CLK_A>;
769 DATA3 = <&pio12 4 ALT1 IN SE_NICLK_IO 0 CLK_A>;
797 DATA3 = <&pio14 0 ALT2 IN SE_NICLK_IO 0 CLK_A>;
870 DATA3 = <&pio12 4 ALT3 OUT SE_NICLK_IO 0 CLK_A>;
910 DATA3 = <&pio11 0 ALT3 IN SE_NICLK_IO 0 CLK_A>;
1142 data3 = <&pio34 2 ALT1 OUT>;
1165 data3 = <&pio33 2 ALT1 IN>;
/openbmc/u-boot/include/dt-bindings/pinctrl/
H A Dpads-imx8qxp.h23 #define SC_P_EMMC0_DATA3 14 /* CONN.EMMC0.DATA3, CONN.NAND.DATA03, LSIO.GPI…
44 #define SC_P_USDHC1_DATA3 35 /* CONN.USDHC1.DATA3, CONN.NAND.ALE, ADMA.UART3…
58 … 49 /* CONN.ENET0.RGMII_RXD3, CONN.NAND.ALE, CONN.USDHC1.DATA3, LSIO.GPIO5.IO08 */
168 #define SC_P_QSPI0A_DATA3 159 /* LSIO.QSPI0A.DATA3, LSIO.GPIO3.IO12 */
178 #define SC_P_QSPI0B_DATA3 169 /* LSIO.QSPI0B.DATA3, LSIO.QSPI1A.DATA3, LSIO.…

1234