Home
last modified time | relevance | path

Searched full:d0 (Results 1 – 25 of 225) sorted by relevance

123456789

/openbmc/qemu/tests/tcg/tricore/c/
H A Dcrt0-tc2x.S59 movh %d0,hi:__ISTACK # load $isp
60 addi %d0,%d0,lo:__ISTACK
61 mtcr $isp,%d0
66 movh %d0,hi:first_trap_table #; load $btv
67 addi %d0,%d0,lo:first_trap_table
68 mtcr $btv,%d0
75 mfcr %d0,$psw
76 or %d0,%d0,0x7f # disable call depth counting
77 andn %d0,%d0,0x80 # clear CDE bit
78 mtcr $psw,%d0
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf5445x/
H A Dstart.S23 moveml %d0-%d7/%a0-%a6,%sp@;
26 moveml %sp@,%d0-%d7/%a0-%a6; \
128 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
129 movec %d0, %RAMBAR1
136 move.l #CONFIG_SYS_INIT_RAM_ADDR, %d0
137 movec %d0, %VBR
139 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
140 movec %d0, %RAMBAR1
143 move.l #0, %d0
146 move.l %d0, (%a1)
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf5227x/
H A Dstart.S18 moveml %d0-%d7/%a0-%a6,%sp@;
21 moveml %sp@,%d0-%d7/%a0-%a6; \
108 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
109 movec %d0, %RAMBAR1 /* init Rambar */
124 * a1, a2, and d0
177 move.l #1000, %d0
180 subq.l #1, %d0
188 move.l #(CONFIG_SYS_SDRAM_CTRL + 4), %d0
190 move.l %d0, (%a2)
191 move.l %d0, (%a2)
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf52x2/
H A Dstart.S19 moveml %d0-%d7/%a0-%a6,%sp@; \
22 moveml %sp@,%d0-%d7/%a0-%a6; \
104 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
105 movec %d0, %RAMBAR1
110 move.l #(CONFIG_SYS_MBAR + 1), %d0
111 move.c %d0, %MBAR
116 move.l #(CONFIG_SYS_MBAR2 + 1), %d0
118 movec %d0, #0xc0e
120 move.l #(CONFIG_SYS_INIT_RAM_ADDR + 1), %d0
121 movec %d0, %RAMBAR0
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf547x_8x/
H A Dstart.S18 moveml %d0-%d7/%a0-%a6,%sp@;
21 moveml %sp@,%d0-%d7/%a0-%a6; \
95 move.l #CONFIG_SYS_FLASH_BASE, %d0
96 movec %d0, %VBR
98 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
99 movec %d0, %RAMBAR0
101 move.l #(CONFIG_SYS_INIT_RAM1_ADDR + CONFIG_SYS_INIT_RAM1_CTRL), %d0
102 movec %d0, %RAMBAR1
104 move.l #CONFIG_SYS_MBAR, %d0 /* set MBAR address */
105 move.c %d0, %MBAR
[all …]
/openbmc/u-boot/arch/nios2/lib/
H A Dlibgcc.c152 UWtype d0, d1, n0, n1, n2; in __udivmoddi4() local
156 d0 = dd.s.low; in __udivmoddi4()
164 if (d0 > n1) in __udivmoddi4()
168 udiv_qrnnd (q0, n0, n1, n0, d0); in __udivmoddi4()
177 if (d0 == 0) in __udivmoddi4()
178 d0 = 1 / d0; /* Divide intentionally by zero. */ in __udivmoddi4()
180 udiv_qrnnd (q1, n1, 0, n1, d0); in __udivmoddi4()
181 udiv_qrnnd (q0, n0, n1, n0, d0); in __udivmoddi4()
198 if (d0 > n1) in __udivmoddi4()
202 count_leading_zeros (bm, d0); in __udivmoddi4()
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf532x/
H A Dstart.S21 moveml %d0-%d7/%a0-%a6,%sp@;
24 moveml %sp@,%d0-%d7/%a0-%a6; \
102 move.l #CONFIG_SYS_FLASH_BASE, %d0
103 movec %d0, %VBR
106 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
107 movec %d0, %RAMBAR1
110 move.l #CF_CACR_CINVA, %d0 /* Invalidate cache cmd */
111 movec %d0, %CACR /* Invalidate cache */
112 move.l #0, %d0
113 movec %d0, %ACR0
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf530x/
H A Dstart.S19 moveml %d0-%d7/%a0-%a6,%sp@
23 moveml %sp@,%d0-%d7/%a0-%a6;
96 move.l #(CONFIG_SYS_MBAR + 1), %d0
97 move.c %d0, %MBAR
99 move.l #(CONFIG_SYS_INIT_RAM_ADDR + 1), %d0
100 move.c %d0, %RAMBAR
103 move.l #CF_CACR_CINVA, %d0
104 movec %d0, %CACR
105 move.l #0, %d0
106 movec %d0, %ACR0
[all …]
/openbmc/u-boot/arch/m68k/cpu/mcf523x/
H A Dstart.S18 moveml %d0-%d7/%a0-%a6,%sp@;
21 moveml %sp@,%d0-%d7/%a0-%a6; \
95 move.l #CONFIG_SYS_FLASH_BASE, %d0
96 movec %d0, %VBR
98 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_RAM_CTRL), %d0
99 movec %d0, %RAMBAR1
102 move.l #CF_CACR_CINV, %d0 /* Invalidate cache cmd */
103 movec %d0, %CACR /* Invalidate cache */
105 move.l #0, %d0
106 movec %d0, %ACR0
[all …]
/openbmc/qemu/target/mips/tcg/
H A Dmsa_translate.c36 "w0.d0", "w0.d1", "w1.d0", "w1.d1",
37 "w2.d0", "w2.d1", "w3.d0", "w3.d1",
38 "w4.d0", "w4.d1", "w5.d0", "w5.d1",
39 "w6.d0", "w6.d1", "w7.d0", "w7.d1",
40 "w8.d0", "w8.d1", "w9.d0", "w9.d1",
41 "w10.d0", "w10.d1", "w11.d0", "w11.d1",
42 "w12.d0", "w12.d1", "w13.d0", "w13.d1",
43 "w14.d0", "w14.d1", "w15.d0", "w15.d1",
44 "w16.d0", "w16.d1", "w17.d0", "w17.d1",
45 "w18.d0", "w18.d1", "w19.d0", "w19.d1",
[all …]
/openbmc/u-boot/arch/arm/include/asm/
H A Dbyteorder.h6 * 0 = d0...d7, 1 = d8...d15, 2 = d16...d23, 3 = d24...d31
8 * d0...d31
11 * 0 = d24...d31, 1 = d16...d23, 2 = d8...d15, 3 = d0...d7
13 * d0...d31
/openbmc/u-boot/arch/riscv/include/asm/
H A Dbyteorder.h9 * 0 = d0...d7, 1 = d8...d15, 2 = d16...d23, 3 = d24...d31
11 * d0...d31
14 * 0 = d24...d31, 1 = d16...d23, 2 = d8...d15, 3 = d0...d7
16 * d0...d31
/openbmc/u-boot/arch/nds32/include/asm/
H A Dbyteorder.h10 * 0 = d0...d7, 1 = d8...d15, 2 = d16...d23, 3 = d24...d31
12 * d0...d31
15 * 0 = d24...d31, 1 = d16...d23, 2 = d8...d15, 3 = d0...d7
17 * d0...d31
/openbmc/u-boot/board/freescale/m54451evb/
H A Dsbf_dram_init.S14 /* Dram Initialization a1, a2, and d0 */
71 move.l #(CONFIG_SYS_SDRAM_CTRL + 4), %d0
73 move.l %d0, (%a2)
74 move.l %d0, (%a2)
/openbmc/u-boot/fs/yaffs2/
H A Dyaffs_ecc.c138 unsigned char d0, d1, d2; /* deltas */ in yaffs_ecc_correct() local
140 d0 = read_ecc[0] ^ test_ecc[0]; in yaffs_ecc_correct()
144 if ((d0 | d1 | d2) == 0) in yaffs_ecc_correct()
147 if (((d0 ^ (d0 >> 1)) & 0x55) == 0x55 && in yaffs_ecc_correct()
165 if (d0 & 0x80) in yaffs_ecc_correct()
167 if (d0 & 0x20) in yaffs_ecc_correct()
169 if (d0 & 0x08) in yaffs_ecc_correct()
171 if (d0 & 0x02) in yaffs_ecc_correct()
186 if ((hweight8(d0) + hweight8(d1) + hweight8(d2)) == 1) { in yaffs_ecc_correct()
/openbmc/u-boot/board/freescale/m54455evb/
H A Dsbf_dram_init.S14 /* Dram Initialization a1, a2, and d0 */
77 move.l #(CONFIG_SYS_SDRAM_CTRL + 4), %d0
79 move.l %d0, (%a2)
80 move.l %d0, (%a2)
/openbmc/u-boot/arch/x86/cpu/quark/
H A Dcar.S57 /* Write MCR B0:D0:F0:RD0 */
65 /* Read MDR B0:D0:F0:RD4 */
88 /* Write MDR B0:D0:F0:RD4 */
96 /* Write MCR B0:D0:F0:RD0 */
/openbmc/qemu/hw/audio/
H A Dsb16.c301 static void dma_cmd (SB16State *s, uint8_t cmd, uint8_t d0, int dma_len) in dma_cmd() argument
306 s->fmt_signed = (d0 >> 4) & 1; in dma_cmd()
307 s->fmt_stereo = (d0 >> 5) & 1; in dma_cmd()
689 int d0, d1, d2; in complete() local
696 d0 = dsp_get_data (s); in complete()
699 dolog ("ADC params cmd = %#x d0 = %d, d1 = %d, d2 = %d\n", in complete()
700 s->cmd, d0, d1, d2); in complete()
703 ldebug ("cmd = %#x d0 = %d, d1 = %d, d2 = %d\n", in complete()
704 s->cmd, d0, d1, d2); in complete()
705 dma_cmd (s, s->cmd, d0, d1 + (d2 << 8)); in complete()
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dstih407-clock.dtsi200 clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {
207 clock-output-names = "clk-s-d0-fs0-ch0",
208 "clk-s-d0-fs0-ch1",
209 "clk-s-d0-fs0-ch2",
210 "clk-s-d0-fs0-ch3";
213 clockgen-d0@09104000 {
217 clk_s_d0_flexgen: clk-s-d0-flexgen {
H A Dstih410-clock.dtsi219 clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {
226 clock-output-names = "clk-s-d0-fs0-ch0",
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
232 clockgen-d0@09104000 {
236 clk_s_d0_flexgen: clk-s-d0-flexgen {
/openbmc/u-boot/arch/m68k/lib/
H A Dbootm.c105 asm("movel %%a7, %%d0\n" in get_sp()
106 "movel %%d0, %0\n": "=d"(sp): :"%d0"); in get_sp()
/openbmc/qemu/docs/system/openrisc/
H A Dvirt.rst31 -device virtio-blk-device,drive=d0 -drive file=virt.qcow2,id=d0,if=none,format=qcow2 \
/openbmc/phosphor-dbus-interfaces/yaml/com/ibm/ipzvpd/
H A DUTIL.interface.yaml9 - name: D0
12 D0 keyword.
/openbmc/u-boot/lib/
H A Dtiny-printf.c90 unsigned int d3, d2, d1, d0; in put_dec_trunc() local
95 d0 = 6 * (d3 + d2 + d1) + (q & 0xf); in put_dec_trunc()
96 q = (d0 * 0xcd) >> 11; in put_dec_trunc()
97 d0 = d0 - 10 * q; in put_dec_trunc()
98 *buf++ = d0 + '0'; /* least significant digit */ in put_dec_trunc()
/openbmc/u-boot/arch/x86/lib/
H A Dstring.c18 int d0; in memset() local
47 "=D" (dstp), "=c" (d0) : in memset()
55 "=D" (dstp), "=c" (d0) : in memset()
65 "=D" (dstp), "=c" (d0) : in memset()
135 int d0, d1, d2, d3, d4, d5; in memmove() local
284 : "=&c" (d0), "=&S" (d1), "=&D" (d2), in memmove()

123456789