| /openbmc/linux/Documentation/devicetree/bindings/clock/ |
| H A D | xlnx,clocking-wizard.yaml | 4 $id: http://devicetree.org/schemas/clock/xlnx,clocking-wizard.yaml#
7 title: Xilinx clocking wizard
13 The clocking wizard is a soft ip clocking block of Xilinx versal. It
20 - xlnx,clocking-wizard
21 - xlnx,clocking-wizard-v5.2
22 - xlnx,clocking-wizard-v6.0
69 compatible = "xlnx,clocking-wizard";
|
| H A D | mediatek,mt8186-fhctl.yaml | 7 title: MediaTek frequency hopping and spread spectrum clocking control
15 Spread spectrum clocking (SSC) is another function provided by this hardware.
35 description: The percentage of spread spectrum clocking for one PLL.
|
| /openbmc/linux/drivers/clk/xilinx/ |
| H A D | Kconfig | 21 tristate "Xilinx Clocking Wizard"
25 Support for the Xilinx Clocking Wizard IP core clock generator.
26 Adds support for clocking wizard and compatible.
27 This driver supports the Xilinx clocking wizard programmable clock
|
| /openbmc/linux/include/media/i2c/ |
| H A D | upd64083.h | 28 /* YCS mode: Y/C separation (burst locked clocking) */
30 /* YCS+ mode: 2D Y/C separation and YCNR (burst locked clocking) */
35 /* MNNR mode: frame comb type YNR+C delay (line locked clocking) */
37 /* YCNR mode: frame recursive YCNR (burst locked clocking) */
|
| /openbmc/linux/Documentation/devicetree/bindings/clock/ti/ |
| H A D | dpll.txt | 45 "ssc-deltam" - DPLL supports spread spectrum clocking (SSC), contains
47 "ssc-modfreq" - DPLL supports spread spectrum clocking (SSC), contains
61 - ti,ssc-deltam : DPLL supports spread spectrum clocking, frequency
63 - ti,ssc-modfreq-hz : DPLL supports spread spectrum clocking, spread
65 - ti,ssc-downspread : DPLL supports spread spectrum clocking, boolean
|
| /openbmc/linux/Documentation/sound/soc/ |
| H A D | clocking.rst | 2 Audio Clocking
5 This text describes the audio clocking terms in ASoC and digital audio in
6 general. Note: Audio clocking can be complex!
|
| H A D | index.rst | 17 clocking
|
| /openbmc/linux/tools/perf/pmu-events/arch/arm64/ampere/emag/ |
| H A D | clock.json | 7 "PublicDescription": "FSU clocking gated off cycle",
10 "BriefDescription": "FSU clocking gated off cycle"
|
| /openbmc/linux/drivers/ata/ |
| H A D | pata_ns87415.c | 59 u16 clocking; in ns87415_set_mode() local
68 clocking = 17 - clamp_val(t.active, 2, 17); in ns87415_set_mode()
69 clocking |= (16 - clamp_val(t.recover, 1, 16)) << 4; in ns87415_set_mode()
71 clocking |= (clocking << 8); in ns87415_set_mode()
72 pci_write_config_word(dev, timing, clocking); in ns87415_set_mode()
331 /* Select PIO0 8bit clocking */ in ns87415_fixup()
|
| /openbmc/u-boot/drivers/sound/ |
| H A D | wm8994_registers.h | 176 * R512 (0x200) - AIF1 Clocking (1)
187 * R517 (0x205) - AIF2 Clocking (2)
193 * R520 (0x208) - Clocking (1)
208 * R521 (0x209) - Clocking (2)
|
| /openbmc/linux/Documentation/devicetree/bindings/i2c/ |
| H A D | i2c-mpc.yaml | 38 fsl,preserve-clocking:
86 fsl,preserve-clocking;
|
| /openbmc/linux/Documentation/devicetree/bindings/net/ |
| H A D | intel,ixp4xx-hss.yaml | 105 use internal clocking as opposed to external clocking
|
| /openbmc/linux/Documentation/admin-guide/pm/ |
| H A D | cpufreq_drivers.rst | 94 Processor Clocking Control Driver
113 Processor Clocking Control (PCC) is an interface between the platform
129 https://acpica.org/sites/acpica/files/Processor-Clocking-Control-v1p0.pdf
184 * assumes responsibility for managing the hardware clocking controls in order
|
| /openbmc/linux/Documentation/devicetree/bindings/sound/ |
| H A D | ti,j721e-cpb-audio.yaml | 23 Clocking setup for j721e:
32 Clocking setup for j7200:
|
| H A D | ti,j721e-cpb-ivi-audio.yaml | 30 Clocking setup for 48KHz family:
37 Clocking setup for 44.1KHz family:
|
| /openbmc/linux/arch/powerpc/boot/dts/ |
| H A D | pdm360ng.dts | 94 fsl,preserve-clocking;
112 fsl,preserve-clocking;
|
| /openbmc/linux/sound/soc/codecs/ |
| H A D | cs35l35.h | 24 #define CS35L35_CLK_CTL1 0x0A /* Clocking Ctl 1 */
25 #define CS35L35_CLK_CTL2 0x0B /* Clocking Ctl 2 */
26 #define CS35L35_CLK_CTL3 0x0C /* Clocking Ctl 3 */
|
| H A D | cs42l73.h | 28 #define CS42L73_XSPMMCC 0x0D /* XSP Master Mode Clocking Control. */
30 #define CS42L73_ASPMMCC 0x0F /* ASP Master Mode Clocking Control. */
32 #define CS42L73_VSPMMCC 0x11 /* VSP Master Mode Clocking Control. */
|
| H A D | wm8737.c | 55 { 8, 0x0000 }, /* R8 - Clocking */
331 u16 clocking = 0; in wm8737_hw_params() local
342 clocking |= WM8737_CLKDIV2; in wm8737_hw_params()
353 clocking |= coeff_div[i].usb | (coeff_div[i].sr << WM8737_SR_SHIFT); in wm8737_hw_params()
374 clocking); in wm8737_hw_params()
|
| /openbmc/linux/drivers/mfd/ |
| H A D | wm8994-regmap.c | 73 { 0x0200, 0x0000 }, /* R512 - AIF1 Clocking (1) */
74 { 0x0201, 0x0000 }, /* R513 - AIF1 Clocking (2) */
75 { 0x0204, 0x0000 }, /* R516 - AIF2 Clocking (1) */
76 { 0x0205, 0x0000 }, /* R517 - AIF2 Clocking (2) */
77 { 0x0208, 0x0000 }, /* R520 - Clocking (1) */
78 { 0x0209, 0x0000 }, /* R521 - Clocking (2) */
302 { 0x0200, 0x0000 }, /* R512 - AIF1 Clocking (1) */
303 { 0x0201, 0x0000 }, /* R513 - AIF1 Clocking (2) */
304 { 0x0204, 0x0000 }, /* R516 - AIF2 Clocking (1) */
305 { 0x0205, 0x0000 }, /* R517 - AIF2 Clocking (2) */
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/serial/ |
| H A D | arm,mps2-uart.txt | 8 Required clocking property:
|
| /openbmc/linux/drivers/fsi/ |
| H A D | cf-fsi-fw.h | 36 #define FW_OPTION_CONT_CLOCK 0x00000002 /* Continuous clocking supported */
42 #define FW_CONTROL_CONT_CLOCK 0x00000002 /* Continuous clocking enabled */
|
| /openbmc/linux/include/dt-bindings/clock/ |
| H A D | lochnagar.h | 3 * Device Tree defines for Lochnagar clocking
|
| /openbmc/linux/Documentation/devicetree/bindings/misc/ |
| H A D | lwn-bk4.txt | 17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
|
| /openbmc/linux/Documentation/devicetree/bindings/timer/ |
| H A D | arm,mps2-timer.txt | 10 Required clocking property, have to be one of:
|