Home
last modified time | relevance | path

Searched full:cpu2 (Results 1 – 25 of 53) sorted by relevance

123

/openbmc/phosphor-power/phosphor-regulators/test/actions/
H A Dcompare_presence_action_tests.cpp71 "motherboard/cpu2")) in TEST()
79 "system/chassis/motherboard/cpu2", in TEST()
87 "system/chassis/motherboard/cpu2", in TEST()
117 "motherboard/cpu2")) in TEST()
125 "system/chassis/motherboard/cpu2", in TEST()
133 "system/chassis/motherboard/cpu2", in TEST()
163 "motherboard/cpu2")) in TEST()
171 "system/chassis/motherboard/cpu2", in TEST()
180 "motherboard/cpu2, value: true }"); in TEST()
206 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2", true}; in TEST()
[all …]
/openbmc/openbmc/meta-arm/meta-arm-bsp/lib/oeqa/runtime/cases/
H A Dparselogs-ignores-corstone1000-fvp.txt3 psci: failed to boot CPU2 (-95)
4 CPU2: failed to boot: -95
/openbmc/openbmc/meta-arm/ci/
H A Dfvp-base-ts.yml30 FVP_CONFIG[cluster0.cpu2.semihosting-cwd] = "${DEPLOY_DIR_IMAGE}"
34 FVP_CONFIG[cluster1.cpu2.semihosting-cwd] = "${DEPLOY_DIR_IMAGE}"
/openbmc/qemu/hw/tricore/
H A Dtc27x_soc.c113 make_ram(&s->cpu2mem.dspr, "CPU2.DSPR", in tc27x_soc_init_memory_mapping()
115 make_ram(&s->cpu2mem.pspr, "CPU2.PSPR", in tc27x_soc_init_memory_mapping()
119 make_ram(&s->cpu2mem.dcache, "CPU2.DCACHE", in tc27x_soc_init_memory_mapping()
121 make_ram(&s->cpu2mem.dtag, "CPU2.DTAG", in tc27x_soc_init_memory_mapping()
123 make_ram(&s->cpu2mem.pcache, "CPU2.PCACHE", in tc27x_soc_init_memory_mapping()
125 make_ram(&s->cpu2mem.ptag, "CPU2.PTAG", in tc27x_soc_init_memory_mapping()
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dsec_boot.S58 * CPU2 state - 0x2073030
64 * CPU2 gic state - 0x2073040
95 .word 0x0 @ CPU2 - GICD_IGROUPR0
/openbmc/entity-manager/configurations/intel/
H A Dwft_baseboard.json855 "Name": "CPU2 P12V PVCCIO VR Temp",
888 "Name": "CPU2 P12V PVCCIN VR Temp",
921 "Name": "CPU2 VR Mem ABC Temp",
954 "Name": "CPU2 VR Mem DEF Temp",
1194 "DIMM [ABC]\\d+ CPU2"
1196 "Name": "CPU2 DIMM ABC",
1222 "DIMM [DEF]\\d+ CPU2"
1224 "Name": "CPU2 DIMM DEF",
1278 "DTS CPU2"
1280 "Name": "DTS CPU2",
/openbmc/phosphor-power/phosphor-regulators/test/
H A Dpresence_detection_tests.cpp144 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2", in TEST()
167 "motherboard/cpu2")) in TEST()
206 "motherboard/cpu2")) in TEST()
245 "motherboard/cpu2")) in TEST()
254 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2, " in TEST()
/openbmc/u-boot/arch/arm/dts/
H A Dk3-am654.dtsi27 cpu = <&cpu2>;
64 cpu2: cpu@100 { label
H A Dhi6220.dtsi34 cpu = <&cpu2>;
70 cpu2: cpu@2 { label
H A Dbcm2837.dtsi51 cpu2: cpu@2 { label
H A Dbcm63158.dtsi34 cpu2: cpu@2 { label
H A Dbcm6858.dtsi34 cpu2: cpu@2 { label
H A Dmeson-gxm.dtsi22 cpu = <&cpu2>;
H A Dsocfpga_stratix10.dtsi33 cpu2: cpu@2 { label
56 <&cpu2>,
H A Duniphier-ld20.dtsi36 cpu = <&cpu2>;
64 cpu2: cpu@100 { label
214 cooling-device = <&cpu2
H A Dmeson-gx.dtsi75 cpu2: cpu@2 { label
104 interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
H A Dmt7623.dtsi47 cpu2: cpu@2 { label
/openbmc/u-boot/doc/
H A DREADME.Heterogeneous-SoCs90 CPU0:1600 MHz, CPU1:1600 MHz, CPU2:1600 MHz, CPU3:1600 MHz,
91 DSP CPU0:1200 MHz, DSP CPU1:1200 MHz, DSP CPU2:1200 MHz, DSP CPU3:1200 MHz,
/openbmc/u-boot/arch/powerpc/dts/
H A Dt2080.dtsi32 cpu2: PowerPC,e6500@4 { label
/openbmc/phosphor-power/phosphor-power-sequencer/test/
H A Drail_tests.cpp366 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
386 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
406 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
431 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2: " in TEST()
909 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
936 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
1114 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
1143 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
1341 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
1369 "/xyz/openbmc_project/inventory/system/chassis/motherboard/cpu2"}; in TEST()
/openbmc/openbmc/meta-arm/meta-arm-bsp/recipes-bsp/u-boot/u-boot/corstone1000/
H A D0049-corstone1000-Add-secondary-cores-cpu-nodes-for-FVP.patch32 + cpu2: cpu@2 {
/openbmc/u-boot/arch/arm/include/asm/arch-aspeed/
H A Dscu_ast2500.h168 } cpu2; member
H A Dscu_ast2400.h161 } cpu2; member
/openbmc/qemu/hw/alpha/
H A Dtyphoon.c163 /* DIM2: Device Interrupt Mask Register, CPU2. */ in cchip_read()
171 /* DIR2: Device Interrupt Request Register, CPU2. */ in cchip_read()
180 /* IIC2: Interval Ignore Count Register, CPU2. */ in cchip_read()
419 /* DIM2: Device Interrupt Mask Register, CPU2. */ in cchip_write()
/openbmc/openbmc/meta-ibm/meta-sbp1/recipes-phosphor/gpio/phosphor-gpio-monitor/
H A Dphosphor-multi-gpio-presence.json100 { "Name": "CPU2", "LineName": "FM_CPU2_SKTOCC_N", "ActiveLow": true, "Bias": "PULL_UP", "Inventory"…

123