/openbmc/linux/arch/arm/boot/dts/intel/axm/ |
H A D | axm5516-cpus.dtsi | 74 compatible = "arm,cortex-a15"; 82 compatible = "arm,cortex-a15"; 90 compatible = "arm,cortex-a15"; 98 compatible = "arm,cortex-a15"; 106 compatible = "arm,cortex-a15"; 114 compatible = "arm,cortex-a15"; 122 compatible = "arm,cortex-a15"; 130 compatible = "arm,cortex-a15"; 138 compatible = "arm,cortex-a15"; 146 compatible = "arm,cortex-a15"; [all …]
|
/openbmc/qemu/tests/tcg/tricore/c/ |
H A D | crt0-tc2x.S | 217 ld.a %a15,[%a13+]4 # %a15 = current block base 226 st.d [%a15+]8,%e14 # clear one doubleword 233 st.w [%a15+]4,%d15 # clear one word 239 st.h [%a15+]2,%d15 # clear one halfword 242 st.b [%a15],%d15 # clear one byte 261 ld.a %a15,[%a13+]4 # %a15 = src address 271 ld.d %e14,[%a15+]8 # copy one doubleword 279 ld.w %d14,[%a15+]4 # copy one word 286 ld.h %d14,[%a15+]2 # copy one halfword 290 ld.b %d14,[%a15]0 # copy one byte [all …]
|
/openbmc/openbmc/poky/meta/recipes-devtools/valgrind/valgrind/ |
H A D | use-appropriate-march-mcpu-mfpu-for-ARM-test-apps.patch | 12 -march=armv7ve and -mcpu=cortex-a15 (since some TUNE_CCARGS may set 13 -march=armv7-a and adding -mcpu=cortex-a15 alone is not enough to 31 -intdiv_CFLAGS = $(AM_CFLAGS) -g -mcpu=cortex-a15 -mthumb 32 +intdiv_CFLAGS = $(AM_CFLAGS) -g -march=armv7ve -mcpu=cortex-a15 -mthumb 36 -vfpv4_fma_CFLAGS = $(AM_CFLAGS) -g -O0 -mcpu=cortex-a15 -mfpu=vfpv4 -marm 39 +vfpv4_fma_CFLAGS = $(AM_CFLAGS) -g -O0 -march=armv7ve -mcpu=cortex-a15 -mfpu=vfpv4 -marm
|
/openbmc/linux/arch/arm/boot/dts/arm/ |
H A D | vexpress-v2p-ca15_a7.dts | 40 compatible = "arm,cortex-a15"; 50 compatible = "arm,cortex-a15"; 150 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; 226 pmu-a15 { 227 compatible = "arm,cortex-a15-pmu"; 257 /* A15 PLL 0 reference clock */ 266 /* A15 PLL 1 reference clock */ 337 volt-a15 { 338 /* A15 CPU core voltage */ 341 regulator-name = "A15 Vcore"; [all …]
|
H A D | vexpress-v2p-ca15-tc1.dts | 6 * Cortex-A15 MPCore (V2P-CA15) 40 compatible = "arm,cortex-a15"; 46 compatible = "arm,cortex-a15"; 95 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; 136 compatible = "arm,cortex-a15-pmu";
|
/openbmc/linux/arch/arm/boot/dts/calxeda/ |
H A D | ecx-2000.dts | 22 compatible = "arm,cortex-a15"; 30 compatible = "arm,cortex-a15"; 38 compatible = "arm,cortex-a15"; 46 compatible = "arm,cortex-a15"; 70 compatible = "arm,cortex-a15-timer", "arm,armv7-timer"; interrupts = <1 13 0xf08>, 83 compatible = "arm,cortex-a15-gic";
|
/openbmc/qemu/tests/tcg/xtensa/ |
H A D | test_timer.S | 101 make_ccount_delta a2, a15 130 make_ccount_delta a2, a15 165 make_ccount_delta a2, a15 198 make_ccount_delta a2, a15 231 make_ccount_delta a2, a15 235 add a2, a2, a15 267 make_ccount_delta a2, a15 271 add a2, a2, a15
|
/openbmc/qemu/docs/system/arm/ |
H A D | vexpress.rst | 1 Arm Versatile Express boards (``vexpress-a9``, ``vexpress-a15``) 9 - ``vexpress-a15`` models the combination of the Versatile Express 38 - HDLCD controller (``vexpress-a15``) 58 ``vexpress-a15``, and have IRQs from 40 upwards. If a dtb is 86 $ qemu-system-arm -cpu cortex-a15 -smp 4 -m 4096 \ 87 -machine type=vexpress-a15 -serial mon:stdio \
|
/openbmc/linux/Documentation/devicetree/bindings/arm/cpu-enable-method/ |
H A D | al,alpine-smp | 12 Compatible CPUs: "arm,cortex-a15" 48 compatible = "arm,cortex-a15"; 54 compatible = "arm,cortex-a15"; 60 compatible = "arm,cortex-a15"; 66 compatible = "arm,cortex-a15";
|
/openbmc/linux/arch/arm/boot/dts/amazon/ |
H A D | alpine.dtsi | 47 compatible = "arm,cortex-a15"; 54 compatible = "arm,cortex-a15"; 61 compatible = "arm,cortex-a15"; 68 compatible = "arm,cortex-a15"; 83 compatible = "arm,cortex-a15-timer", 95 compatible = "arm,cortex-a15-gic"; 122 compatible = "arm,cortex-a15-pmu";
|
/openbmc/linux/arch/arm/boot/dts/hisilicon/ |
H A D | hip04.dtsi | 89 compatible = "arm,cortex-a15"; 94 compatible = "arm,cortex-a15"; 99 compatible = "arm,cortex-a15"; 104 compatible = "arm,cortex-a15"; 109 compatible = "arm,cortex-a15"; 114 compatible = "arm,cortex-a15"; 119 compatible = "arm,cortex-a15"; 124 compatible = "arm,cortex-a15"; 129 compatible = "arm,cortex-a15"; 134 compatible = "arm,cortex-a15"; [all …]
|
/openbmc/linux/arch/arm64/crypto/ |
H A D | chacha-neon-core.S | 183 a15 .req w28 235 mov a15, v15.s[0] 261 eor a15, a15, a3 270 ror a15, a15, #16 283 add a11, a11, a15 328 eor a15, a15, a3 337 ror a15, a15, #24 350 add a11, a11, a15 389 eor a15, a15, a0 398 ror a15, a15, #16 [all …]
|
/openbmc/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos5420-cpus.dtsi | 9 * boards: CPU[0123] being the A15. 14 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422 59 compatible = "arm,cortex-a15"; 71 compatible = "arm,cortex-a15"; 83 compatible = "arm,cortex-a15"; 95 compatible = "arm,cortex-a15";
|
H A D | exynos5422-cpus.dtsi | 13 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422 110 compatible = "arm,cortex-a15"; 123 compatible = "arm,cortex-a15"; 136 compatible = "arm,cortex-a15"; 149 compatible = "arm,cortex-a15";
|
/openbmc/linux/arch/arm/boot/dts/xen/ |
H A D | xenvm-4.2.dts | 6 * Cortex-A15 MPCore (V2P-CA15) 30 compatible = "arm,cortex-a15"; 36 compatible = "arm,cortex-a15"; 55 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
|
/openbmc/linux/arch/arm/mach-sunxi/ |
H A D | headsmp.S | 9 * SMP support for sunxi based systems with Cortex A7/A15 23 * Cortex-A15. These settings are from the vendor kernel. 34 /* The following is Cortex-A15 specific */ 55 /* End of Cortex-A15 specific setup */
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | keystone-k2hk.dtsi | 19 compatible = "arm,cortex-a15"; 25 compatible = "arm,cortex-a15"; 31 compatible = "arm,cortex-a15"; 37 compatible = "arm,cortex-a15";
|
H A D | keystone-k2e.dtsi | 19 compatible = "arm,cortex-a15"; 25 compatible = "arm,cortex-a15"; 31 compatible = "arm,cortex-a15"; 37 compatible = "arm,cortex-a15";
|
/openbmc/linux/arch/xtensa/lib/ |
H A D | umulsidi3.S | 19 s32i a15, sp, 28 113 set_arg_ ## yhalf (a15, yreg); \ 155 l32i a15, sp, 28 194 result is returned in a12, and a8 and a15 are clobbered. */ 223 mul_mulsi3_body a12, a13, a14, a15, a8
|
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | arm,gic.yaml | 30 - arm,cortex-a15-gic 44 - arm,cortex-a15-gic 53 - const: arm,cortex-a15-gic 132 - const: PERIPHCLKEN # for "arm,cortex-a15-gic" 204 compatible = "arm,cortex-a15-gic";
|
/openbmc/linux/arch/arm/boot/dts/ti/keystone/ |
H A D | keystone-k2e.dtsi | 21 compatible = "arm,cortex-a15"; 27 compatible = "arm,cortex-a15"; 33 compatible = "arm,cortex-a15"; 39 compatible = "arm,cortex-a15";
|
H A D | keystone-k2hk.dtsi | 21 compatible = "arm,cortex-a15"; 27 compatible = "arm,cortex-a15"; 33 compatible = "arm,cortex-a15"; 39 compatible = "arm,cortex-a15";
|
/openbmc/openbmc/poky/meta/conf/machine/ |
H A D | qemuarm.conf | 2 #@NAME: QEMU Arm Cortex-A15 machine 18 QB_CPU = "-cpu cortex-a15"
|
/openbmc/linux/arch/arm/include/debug/ |
H A D | exynos.S | 23 teq \tmp, #0xf0 @@ A15 27 teq \tmp, #0x100 @@ A15 + A7 but boot to A7
|
/openbmc/qemu/tests/functional/ |
H A D | test_arm_tuxrun.py | 48 self.cpu='cortex-a15' 63 self.cpu='cortex-a15'
|