Home
last modified time | relevance | path

Searched +full:88 +full:e1512 (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/reset/
H A Ddelta,tn48m-reset.yaml17 * 88F7040 SoC
18 * 88F6820 SoC
20 * 88E1680 PHY-s
21 * 88E1512 PHY
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Darmada-xp-synology-ds414.dts173 * Connected to Marvell 88SX7042 SATA-II controller
193 phy0: ethernet-phy@0 { /* Marvell 88E1512 */
197 phy1: ethernet-phy@1 { /* Marvell 88E1512 */
H A Darmada-388-clearfog.dts3 * Device Tree file for SolidRun Clearfog Pro revision A1 rev 2.0 (88F6828)
144 /* 88E1512 external phy */
H A Darmada-370-synology-ds213j.dts175 phy1: ethernet-phy@1 { /* Marvell 88E1512 */
/openbmc/u-boot/arch/arm/dts/
H A Darmada-xp-synology-ds414.dts58 * Connected to Marvell 88SX7042 SATA-II controller
183 phy0: ethernet-phy@0 { /* Marvell 88E1512 */
187 phy1: ethernet-phy@1 { /* Marvell 88E1512 */
H A Dzynqmp-zc1751-xm018-dc4.dts130 ethernet_phy0: ethernet-phy@0 { /* Marvell 88e1512 */
/openbmc/u-boot/drivers/net/phy/
H A Dmarvell.c16 /* 88E1011 PHY Status Register */
28 /* 88E1111 PHY LED Control Register */
33 /* 88E1111 Extended PHY Specific Control Register */
38 /* 88E1111 Extended PHY Specific Status Register */
51 /* 88E1118 PHY defines */
55 /* 88E1121 PHY LED Control Register */
60 /* 88E1121 PHY IRQ Enable/Status Register */
66 /* 88E1145 Extended PHY Specific Control Register */
79 /* 88E1310 PHY defines */
85 /* 88E151x PHY defines */
[all …]
/openbmc/linux/arch/arm64/boot/dts/xilinx/
H A Dzynqmp-zc1751-xm018-dc4.dts119 ethernet_phy0: ethernet-phy@0 { /* Marvell 88e1512 */
/openbmc/linux/arch/arm64/boot/dts/marvell/
H A Darmada-7040-mochabin.dts293 /* 88E1512 PHY */
303 /* 88E6141 Topaz switch */
/openbmc/linux/drivers/net/phy/
H A Dmarvell.c1209 /* As per Marvell Release Notes - Alaska 88E1510/88E1518/88E1512/ in m88e1510_config_init()
1210 * 88E1514 Rev A0, Errata Section 5.1: in m88e1510_config_init()
1717 * 88E1512. in marvell_read_status()
2600 /* 88E1510 measures T + 25, while the PHY on 88E6393X switch in m88e6393_get_temp()
3274 .name = "Marvell 88E1101",
3292 .name = "Marvell 88E1112",
3312 .name = "Marvell 88E1111",
3333 .name = "Marvell 88E1111 (Finisar)",
3354 .name = "Marvell 88E1118",
3372 .name = "Marvell 88E1121R",
[all …]
/openbmc/u-boot/cmd/aspeed/nettest/
H A Dphy.c338 void recov_phy_marvell (MAC_ENGINE *eng) {//88E1111 in recov_phy_marvell()
363 {//88E1111 in phy_marvell()
391 phy_check_register ( eng, 17, 0x0400, 0x0400, 1, "wait 88E1111 link-up"); in phy_marvell()
399 void recov_phy_marvell0 (MAC_ENGINE *eng) {//88E1310 in recov_phy_marvell0()
414 void phy_marvell0 (MAC_ENGINE *eng) {//88E1310 in phy_marvell0()
461 phy_check_register ( eng, 17, 0x0400, 0x0400, 1, "wait 88E1310 link-up"); in phy_marvell0()
469 void recov_phy_marvell1 (MAC_ENGINE *eng) {//88E6176 in recov_phy_marvell1()
487 void phy_marvell1 (MAC_ENGINE *eng) {//88E6176 in phy_marvell1()
492 printf("This mode doesn't support in 88E6176.\n"); in phy_marvell1()
494 …//The 88E6176 is switch with 7 Port(P0~P6) and the PHYAdr will be fixed at 0x10~0x16, and only P5/… in phy_marvell1()
[all …]