Home
last modified time | relevance | path

Searched +full:4 +full:kb (Results 1 – 25 of 1070) sorted by relevance

12345678910>>...43

/openbmc/linux/tools/perf/pmu-events/arch/arm64/freescale/imx8mp/sys/
H A Dmetrics.json6 "ScaleUnit": "9.765625e-4KB",
14 "ScaleUnit": "9.765625e-4KB",
22 "ScaleUnit": "9.765625e-4KB",
30 "ScaleUnit": "9.765625e-4KB",
38 "ScaleUnit": "9.765625e-4KB",
46 "ScaleUnit": "9.765625e-4KB",
54 "ScaleUnit": "9.765625e-4KB",
62 "ScaleUnit": "9.765625e-4KB",
70 "ScaleUnit": "9.765625e-4KB",
78 "ScaleUnit": "9.765625e-4KB",
[all …]
/openbmc/u-boot/arch/arm/mach-uniphier/boot-device/
H A Dboot-device-pxs2.c15 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
16 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 5)"},
17 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 5)"},
18 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 256KB, Addr 5)"},
19 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 256KB, Addr 5)"},
20 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 512KB, Addr 5)"},
21 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
22 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 4)"},
23 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 5)"},
24 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 5)"},
[all …]
H A Dboot-device-ld11.c15 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
16 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 4)"},
17 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 5)"},
18 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 5)"},
19 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 256KB, Addr 5)"},
20 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 256KB, Addr 5)"},
21 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 512KB, Addr 5)"},
22 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
23 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 4)"},
24 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 4)"},
[all …]
H A Dboot-device-pro5.c15 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 5)"},
16 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 5)"},
17 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 256KB, Addr 5)"},
18 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 256KB, Addr 5)"},
19 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 512KB, Addr 5)"},
20 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 512KB, Addr 5)"},
21 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 4)"},
22 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128MB, Addr 4)"},
28 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
29 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
[all …]
H A Dboot-device-ld4.c16 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
17 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 5)"},
18 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 5)"},
19 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 256KB, Addr 5)"},
20 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 256KB, Addr 5)"},
21 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 512KB, Addr 5)"},
22 {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
24 {BOOT_DEVICE_NAND, "NAND (Mirror 4, ECC 24, EraseSize 1MB, Addr 5)"},
25 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 5)"},
26 {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 5)"},
[all …]
/openbmc/linux/Documentation/ABI/testing/
H A Dprocfs-smaps_rollup20 Size: 1192 kB
21 KernelPageSize: 4 kB
22 MMUPageSize: 4 kB
23 Rss: 884 kB
24 Pss: 385 kB
25 Pss_Dirty: 68 kB
26 Pss_Anon: 301 kB
27 Pss_File: 80 kB
28 Pss_Shmem: 4 kB
29 Shared_Clean: 696 kB
[all …]
/openbmc/linux/tools/testing/selftests/proc/
H A Dproc-empty-vm.c64 "Size: 4 kB\n"
65 "KernelPageSize: 4 kB\n"
66 "MMUPageSize: 4 kB\n"
67 "Rss: 0 kB\n"
68 "Pss: 0 kB\n"
69 "Pss_Dirty: 0 kB\n"
70 "Shared_Clean: 0 kB\n"
71 "Shared_Dirty: 0 kB\n"
72 "Private_Clean: 0 kB\n"
73 "Private_Dirty: 0 kB\n"
[all …]
/openbmc/u-boot/board/freescale/t208xrdb/
H A DREADME13 - 2MB L2 cache and 512KB CoreNet platform cache (CPC)
31 - Four 2-pin UARTs or two 4-pin UARTs
41 10G Ethernet numbers: 4 2
63 - Supports 72bit 4GB DDR3-LP SODIMM
89 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - CPLD 4KB
90 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
92 0xF_F803_0000 0xF_F803_FFFF PCI Express 4 I/O Space 64KB
93 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
94 0xF_F801_0000 0xF_F801_FFFF PCI Express 2 I/O Space 64KB
95 0xF_F800_0000 0xF_F800_FFFF PCI Express 1 I/O Space 64KB
[all …]
/openbmc/u-boot/board/freescale/t208xqds/
H A DREADME13 - 2MB L2 cache and 512KB CoreNet platform cache (CPC)
31 - Four 2-pin UARTs or two 4-pin UARTs
41 10G Ethernet numbers: 4 2
55 - Two DDR3 DIMMs up to 4GB, Dual rank @ 2133MT/s and ECC support
69 - Three SPI flash (16MB N25Q128A + 16MB EN25S64 + 512KB SST25WF040)
83 - Dual 4-pins UART serial ports
114 1/2/5/6/9/10 are available for 1G-KX, MAC 3/4 run in RGMII mode. To set a
124 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - CPLD 4KB
125 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
127 0xF_F803_0000 0xF_F803_FFFF PCI Express 4 I/O Space 64KB
[all …]
/openbmc/u-boot/board/freescale/t102xrdb/
H A DREADME14 - two e5500 cores, each with a private 256 KB L2 cache
19 - 256 KB shared L3 CoreNet platform cache (CPC)
70 I2C controller: 4 3
82 - Supports 64-bit 4GB DDR3L DIMM
114 - SerDes: 4 lanes up to 10.3125GHz
129 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - CPLD 4KB
130 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
132 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
133 0xF_F801_0000 0xF_F801_FFFF PCI Express 2 I/O Space 64KB
134 0xF_F800_0000 0xF_F800_FFFF PCI Express 1 I/O Space 64KB
[all …]
/openbmc/u-boot/board/freescale/t102xqds/
H A DREADME14 - two e5500 cores, each with a private 256 KB L2 cache
19 - 256 KB shared L3 CoreNet platform cache (CPC)
70 I2C controller: 4 3
78 4 lanes supporting the following:
142 - Support for SD slots for: SD, SDHC (1x, 4x, 8x) and MMC.
155 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - FPGA 4KB
156 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
158 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
159 0xF_F801_0000 0xF_F801_FFFF PCI Express 2 I/O Space 64KB
160 0xF_F800_0000 0xF_F800_FFFF PCI Express 1 I/O Space 64KB
[all …]
/openbmc/linux/tools/testing/selftests/tc-testing/tc-tests/actions/
H A Dpolice.json20 "matchPattern": "action order [0-9]*: police 0x1 rate 1Kbit burst 10Kb",
40 "$TC actions add action police rate 4Mbit burst 120k index 9"
69 "matchPattern": "action order [0-9]*: police 0x62 rate 90Kbit burst 10Kb mtu 1Kb",
90 …"cmdUnderTest": "$TC actions add action police rate 90kbit burst 10k mtu 2kb peakrate 100kbit inde…
93 …"matchPattern": "action order [0-9]*: police 0x3 rate 90Kbit burst 10Kb mtu 2Kb peakrate 100Kbit",
114 … "cmdUnderTest": "$TC actions add action police rate 5kbit burst 6kb peakrate 10kbit index 9",
117 "matchPattern": "action order [0-9]*: police 0x9 rate 5Kb burst 10Kb",
141 …"matchPattern": "action order [0-9]*: police 0x40 rate 1Mbit burst 100Kb mtu 2Kb action reclassif…
165 …"matchPattern": "action order [0-9]*: police 0x8 rate 2Mbit burst 200Kb mtu 2Kb action reclassify…
189 …"matchPattern": "action order [0-9]*: police 0x8 rate 2Mbit burst 200Kb mtu 2Kb action reclassify…
[all …]
/openbmc/u-boot/board/freescale/t1040qds/
H A DREADME14 - Four e5500 cores, each with a private 256 KB L2 cache
15 - 256 KB shared L3 CoreNet platform cache (CPC)
85 - Supporting SD slots for: SD, SDHC (1x, 4x, 8x) and/or MMC
99 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - FPGA 4KB
100 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
102 0xF_F803_0000 0xF_F803_FFFF PCI Express 4 I/O Space 64KB
103 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
104 0xF_F801_0000 0xF_F801_FFFF PCI Express 2 I/O Space 64KB
105 0xF_F800_0000 0xF_F800_FFFF PCI Express 1 I/O Space 64KB
110 0xF_0000_0000 0xF_003F_FFFF DCSR 4MB
[all …]
/openbmc/u-boot/doc/
H A DREADME.N121318 - Address space up to 4GB.
22 - 4/8-entry fully associative iTLB/dTLB.
23 - 32/64/128-entry 4-way set-associati.ve main TLB.
27 - 4KB & 1MB.
28 - 8KB & 1MB.
33 - Cache size: 8KB/16KB/32KB/64KB.
35 - Set associativity: 2-way, 4-way or direct-mapped.
38 - Size: 4KB to 1MB.
H A DREADME.b4860qds52 - Each supports up to 4 lanes and a total of up to 8 lanes
65 - DDRC1: Ten separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s, ECC, 4 GB
90 - 2 KB internal memory space including
111 4. 2X 4 lane serdes
136 SW3 [1:4] = 0001
140 SW3 [1:4] = 1000.
161 SW3 [1:4] = 0001
165 SW3 [1:4] = 1000.
173 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - FPGA 4 KB
175 0xF_FF80_0000 0xF_FF80_FFFF IFC NAND Flash 64 KB
[all …]
/openbmc/linux/arch/sh/mm/
H A DKconfig12 On other systems (such as the SH-3 and 4) where an MMU exists,
35 The page size is not necessarily 4KB. Keep this in mind when
83 32-bits through the SH-4A PMB. If this is not set, legacy
155 bool "4kB"
160 bool "8kB"
163 This enables 8kB pages as supported by SH-X2 and later MMUs.
166 bool "16kB"
169 This enables 16kB pages on MMU-less SH systems.
172 bool "64kB"
175 This enables support for 64kB pages, possible on all SH-4
[all …]
/openbmc/u-boot/board/freescale/t104xrdb/
H A DREADME45 - Four e5500 cores, each with a private 256 KB L2 cache
46 - 256 KB shared L3 CoreNet platform cache (CPC)
100 4: QSGMII
132 1, 2, 3, 4 : PCIe x4 slot
168 0xF_FFDF_0000 0xF_FFDF_0FFF IFC - CPLD 4KB
169 0xF_FF80_0000 0xF_FF80_FFFF IFC - NAND Flash 64KB
171 0xF_F803_0000 0xF_F803_FFFF PCI Express 4 I/O Space 64KB
172 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
173 0xF_F801_0000 0xF_F801_FFFF PCI Express 2 I/O Space 64KB
174 0xF_F800_0000 0xF_F800_FFFF PCI Express 1 I/O Space 64KB
[all …]
/openbmc/qemu/tests/qemu-iotests/
H A D26546 (for ((kb = 1024 - 4; kb >= 0; kb -= 4)); do \
47 echo "aio_write -P 42 $((kb + 1))k 2k"; \
53 (for ((kb = 0; kb < 1024; kb += 4)); do \
54 echo "read -P 0 ${kb}k 1k"; \
55 echo "read -P 42 $((kb + 1))k 2k"; \
56 echo "read -P 0 $((kb + 3))k 1k"; \
/openbmc/linux/arch/x86/pci/
H A Dce4100.c45 #define KB (1024) macro
57 pci_direct_conf1.read(0, 1, reg->dev_func, reg->reg, 4, in reg_init()
74 pci_direct_conf1.read(0, 1, PCI_DEVFN(14, 0), 0x10, 4, in sata_reg_init()
106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write)
108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write)
109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write)
110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write)
111 DEFINE_REG(6, 1, 0x10, (512*KB), reg_init, reg_read, reg_write)
112 DEFINE_REG(6, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
[all …]
/openbmc/linux/tools/testing/selftests/bpf/prog_tests/
H A Dxdp_adjust_tail.c166 if (!ASSERT_OK_PTR(buf, "alloc buf 9Kb")) in test_xdp_adjust_frags_tail_shrink()
179 ASSERT_OK(err, "9Kb-10b"); in test_xdp_adjust_frags_tail_shrink()
180 ASSERT_EQ(topts.retval, XDP_TX, "9Kb-10b retval"); in test_xdp_adjust_frags_tail_shrink()
181 ASSERT_EQ(topts.data_size_out, exp_size, "9Kb-10b size"); in test_xdp_adjust_frags_tail_shrink()
183 /* Test case removing one of two pages, assuming 4K pages */ in test_xdp_adjust_frags_tail_shrink()
190 ASSERT_OK(err, "9Kb-4Kb"); in test_xdp_adjust_frags_tail_shrink()
191 ASSERT_EQ(topts.retval, XDP_TX, "9Kb-4Kb retval"); in test_xdp_adjust_frags_tail_shrink()
192 ASSERT_EQ(topts.data_size_out, exp_size, "9Kb-4Kb size"); in test_xdp_adjust_frags_tail_shrink()
200 ASSERT_OK(err, "9Kb-9Kb"); in test_xdp_adjust_frags_tail_shrink()
201 ASSERT_EQ(topts.retval, XDP_TX, "9Kb-9Kb retval"); in test_xdp_adjust_frags_tail_shrink()
[all …]
/openbmc/linux/arch/powerpc/include/asm/book3s/64/
H A Dradix-4k.h6 * For 4K page size supported index is 13/9/9/9
8 #define RADIX_PTE_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 4K = 2MB
9 #define RADIX_PMD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 2MB = 1GB
10 #define RADIX_PUD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 1GB = 512GB
11 #define RADIX_PGD_INDEX_SIZE 13 // size: 8B << 13 = 64KB, maps 2^13 x 512GB = 4PB
/openbmc/linux/Documentation/driver-api/tty/
H A Dmoxa-smartio.rst15 4. Utilities
31 - 4 ports multiport board
81 - Maximum 4 boards can be installed in combination
100 4 Moxa Smartio/Industio PCI Family multiport boards can be installed
121 4th board ttyM24 - ttyM31
124 4. Utilities
172 spd_hi Use 57.6kb when the application requests 38.4kb.
173 spd_vhi Use 115.2kb when the application requests 38.4kb.
174 spd_shi Use 230.4kb when the application requests 38.4kb.
175 spd_warp Use 460.8kb when the application requests 38.4kb.
[all …]
/openbmc/u-boot/board/qualcomm/dragonboard820c/
H A Dreadme.txt32 4) generate fake, empty ramdisk (can have 0 bytes)
74 4) add the u-boot headers to the image:
203 S - Flash Throughput, 94000 KB/s (2959024 Bytes, 31250 us)
343 [ 0.000000] .text : 0xffff000008080000 - 0xffff000008b70000 ( 11200 KB)
344 [ 0.000000] .rodata : 0xffff000008b70000 - 0xffff000009080000 ( 5184 KB)
345 [ 0.000000] .init : 0xffff000009080000 - 0xffff000009190000 ( 1088 KB)
346 [ 0.000000] .data : 0xffff000009190000 - 0xffff0000092ffa00 ( 1471 KB)
347 [ 0.000000] .bss : 0xffff0000092ffa00 - 0xffff00000937014c ( 450 KB)
348 [ 0.000000] fixed : 0xffff7dfffe7fd000 - 0xffff7dfffec00000 ( 4108 KB)
353 [ 0.000000] SLUB: HWalign=128, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
[all …]
/openbmc/u-boot/board/freescale/ls1046ardb/
H A DREADME16 - SERDES1 Connections, 4 lanes supporting:
21 - SERDES2 Connections, 4 lanes supporting:
35 - 4 I2C controllers
37 - Two 4-pin serial ports at up to 115.2 Kbit/s
46 0x00_1000_0000 - 0x00_1000_FFFF OCRAM0 64KB
47 0x00_1001_0000 - 0x00_1001_FFFF OCRAM1 64KB
49 0x00_7E80_0000 - 0x00_7E80_FFFF IFC - NAND Flash 64KB
50 0x00_7FB0_0000 - 0x00_7FB0_0FFF IFC - CPLD 4KB
67 0x00_4090_0000 - 0x00_4093_FFFF FMan ucode 256KB
68 0x00_4094_0000 - 0x00_4097_FFFF QE/uQE firmware 256KB
/openbmc/linux/Documentation/translations/zh_CN/arch/arm64/
H A Dmemory.txt33 页大小为 4KB 的 4 级转换表和页大小为 64KB 的 3 级转换表。
35 AArch64 Linux 使用 3 级或 4 级转换表，其页大小配置为 4KB，对于用户和内核
37 对于页大小为 64KB的配置，仅使用 2 级转换表，有 42-bit (4TB) 的虚拟地址空间，但内存布局相同。
45 AArch64 Linux 在页大小为 4KB，并使用 3 级转换表时的内存布局：
53 AArch64 Linux 在页大小为 4KB，并使用 4 级转换表时的内存布局：
61 AArch64 Linux 在页大小为 64KB，并使用 2 级转换表时的内存布局：
65 0000000000000000 000003ffffffffff 4TB 用户空间
66 fffffc0000000000 ffffffffffffffff 4TB 内核空间
69 AArch64 Linux 在页大小为 64KB，并使用 3 级转换表时的内存布局：
80 4KB 页大小的转换表查找：
[all …]

12345678910>>...43