/openbmc/qemu/target/s390x/tcg/ |
H A D | insn-format.h.inc | 9 F4(RIE_b, R(1, 8), R(2,12), M(3,32), I(4,16,16)) 10 F4(RIE_c, R(1, 8), I(2,32, 8), M(3,12), I(4,16,16)) 11 F3(RIE_d, R(1, 8), I(2,16,16), R(3,12)) 12 F3(RIE_e, R(1, 8), I(2,16,16), R(3,12)) 13 F5(RIE_f, R(1, 8), R(2,12), I(3,16,8), I(4,24,8), I(5,32,8)) 14 F3(RIE_g, R(1, 8), I(2,16,16), M(3,12)) 18 F4(RIS, R(1, 8), I(2,32, 8), M(3,12), BD(4,16,20)) 21 F2(RR_a, R(1, 8), R(2,12)) 22 F2(RR_b, M(1, 8), R(2,12)) 30 F4(RRS, R(1, 8), R(2,12), M(3,32), BD(4,16,20)) [all …]
|
/openbmc/linux/Documentation/hwmon/ |
H A D | ltc4245.rst | 52 in1_input 12v input voltage (mV) 53 in2_input 5v input voltage (mV) 54 in3_input 3v input voltage (mV) 55 in4_input Vee (-12v) input voltage (mV) 57 in1_min_alarm 12v input undervoltage alarm 58 in2_min_alarm 5v input undervoltage alarm 59 in3_min_alarm 3v input undervoltage alarm 60 in4_min_alarm Vee (-12v) input undervoltage alarm 62 curr1_input 12v current (mA) 63 curr2_input 5v current (mA) [all …]
|
H A D | corsair-psu.rst | 51 curr2_input Current on the 12v psu rail 52 curr2_crit Current max critical value on the 12v psu rail 53 curr3_input Current on the 5v psu rail 54 curr3_crit Current max critical value on the 5v psu rail 55 curr4_input Current on the 3.3v psu rail 56 curr4_crit Current max critical value on the 3.3v psu rail 59 in1_input Voltage of the 12v psu rail 60 in1_crit Voltage max critical value on the 12v psu rail 61 in1_lcrit Voltage min critical value on the 12v psu rail 62 in2_input Voltage of the 5v psu rail [all …]
|
H A D | mc13783-adc.rst | 30 (MC13783) resp. 12 (MC13892) channels which can be used in different modes. The 47 0 Battery Voltage (BATT) 2.50 - 4.65V -2.40V 49 2 Application Supply (BP) 2.50 - 4.65V -2.40V 50 3 Charger Voltage (CHRGRAW) 0 - 10V / /5 51 0 - 20V /10 52 4 Charger Current (CHRGISNSP-CHRGISNSN) -0.25 - 0.25V x4 53 5 General Purpose ADIN5 / Battery Pack Thermistor 0 - 2.30V No 54 6 General Purpose ADIN6 / Backup Voltage (LICELL) 0 - 2.30V / No / 55 1.50 - 3.50V -1.20V 56 7 General Purpose ADIN7 / UID / Die Temperature 0 - 2.30V / No / [all …]
|
/openbmc/linux/lib/crypto/ |
H A D | blake2s-generic.c | 20 { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }, 21 { 14, 10, 4, 8, 9, 15, 13, 6, 1, 12, 0, 2, 11, 7, 5, 3 }, 22 { 11, 8, 12, 0, 5, 2, 15, 13, 10, 14, 3, 6, 7, 1, 9, 4 }, 23 { 7, 9, 3, 1, 13, 12, 11, 14, 2, 6, 5, 10, 4, 0, 15, 8 }, 24 { 9, 0, 5, 7, 2, 4, 10, 15, 14, 1, 11, 12, 6, 8, 3, 13 }, 25 { 2, 12, 6, 10, 0, 11, 8, 3, 4, 13, 7, 5, 15, 14, 1, 9 }, 26 { 12, 5, 1, 15, 14, 13, 4, 10, 0, 7, 6, 3, 9, 2, 8, 11 }, 27 { 13, 11, 7, 14, 12, 1, 3, 9, 5, 0, 15, 4, 8, 6, 2, 10 }, 28 { 6, 15, 14, 9, 11, 3, 0, 8, 12, 2, 13, 7, 1, 4, 10, 5 }, 29 { 10, 2, 8, 4, 7, 6, 1, 5, 15, 11, 9, 14, 3, 12, 13, 0 }, [all …]
|
/openbmc/linux/crypto/ |
H A D | blake2b_generic.c | 25 static const u8 blake2b_sigma[12][16] = { 26 { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 }, 27 { 14, 10, 4, 8, 9, 15, 13, 6, 1, 12, 0, 2, 11, 7, 5, 3 }, 28 { 11, 8, 12, 0, 5, 2, 15, 13, 10, 14, 3, 6, 7, 1, 9, 4 }, 29 { 7, 9, 3, 1, 13, 12, 11, 14, 2, 6, 5, 10, 4, 0, 15, 8 }, 30 { 9, 0, 5, 7, 2, 4, 10, 15, 14, 1, 11, 12, 6, 8, 3, 13 }, 31 { 2, 12, 6, 10, 0, 11, 8, 3, 4, 13, 7, 5, 15, 14, 1, 9 }, 32 { 12, 5, 1, 15, 14, 13, 4, 10, 0, 7, 6, 3, 9, 2, 8, 11 }, 33 { 13, 11, 7, 14, 12, 1, 3, 9, 5, 0, 15, 4, 8, 6, 2, 10 }, 34 { 6, 15, 14, 9, 11, 3, 0, 8, 12, 2, 13, 7, 1, 4, 10, 5 }, [all …]
|
/openbmc/linux/arch/arm/crypto/ |
H A D | blake2s-core.S | 87 // b = ror32(b ^ c, 12); 95 add \a0, \a0, \b0, ror #12 96 add \a1, \a1, \b1, ror #12 109 eor \b0, \c0, \b0, ror#12 110 eor \b1, \c1, \b1, ror#12 113 // Execute one round of BLAKE2s by updating the state matrix v[0..15]. v[0..9] 115 // spilling v[8..9], then to v[9..15], then to the message block. r10-r12 and 132 // (v[0], v[4], v[8], v[12]) and (v[1], v[5], v[9], v[13]). 133 __ldrd r10, r11, sp, 16 // load v[12] and v[13] 140 // (v[2], v[6], v[10], v[14]) and (v[3], v[7], v[11], v[15]). [all …]
|
H A D | blake2b-neon-core.S | 63 // Execute one round of BLAKE2b by updating the state matrix v[0..15] in the 73 // (v[0], v[4], v[8], v[12]), (v[1], v[5], v[9], v[13]), 74 // (v[2], v[6], v[10], v[14]), and (v[3], v[7], v[11], v[15]). 145 // (v[0], v[5], v[10], v[15]), (v[1], v[6], v[11], v[12]), 146 // (v[2], v[7], v[8], v[13]), and (v[3], v[4], v[9], v[14]). 274 // 'v'. Fortunately, there are exactly enough NEON registers to fit the 285 veor q6, q6, q14 // v[12..13] = IV[4..5] ^ t[0..1] 287 veor q7, q7, q15 // v[14..15] = IV[6..7] ^ f[0..1] 295 _blake2b_round 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 296 _blake2b_round 14, 10, 4, 8, 9, 15, 13, 6, 1, 12, 0, 2, 11, 7, 5, 3 [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-mx5/ |
H A D | crm_regs.h | 69 #define MXC_CCM_CCR_COSC_EN (0x1 << 12) 80 #define MXC_CCM_CCR_OSCNT(v) ((v) & 0xFF) argument 92 #define MXC_CCM_CCSR_STEP_SEL(v) (((v) & 0x3) << 7) argument 96 #define MXC_CCM_CCSR_PLL2_DIV_PODF(v) (((v) & 0x3) << 5) argument 100 #define MXC_CCM_CCSR_PLL3_DIV_PODF(v) (((v) & 0x3) << 3) argument 109 #define MXC_CCM_CACRR_ARM_PODF(v) ((v) & 0x7) argument 116 #define MXC_CCM_CBCDR_DDR_PODF(v) (((v) & 0x7) << 27) argument 122 #define MXC_CCM_CBCDR_EMI_PODF(v) (((v) & 0x7) << 22) argument 126 #define MXC_CCM_CBCDR_AXI_B_PODF(v) (((v) & 0x7) << 19) argument 130 #define MXC_CCM_CBCDR_AXI_A_PODF(v) (((v) & 0x7) << 16) argument [all …]
|
/openbmc/linux/arch/x86/include/asm/ |
H A D | sev-common.h | 12 #define GHCB_DATA_LOW 12 15 #define GHCB_DATA(v) \ argument 16 (((unsigned long)(v) & ~GHCB_MSR_INFO_MASK) >> GHCB_DATA_LOW) 31 #define GHCB_MSR_INFO(v) ((v) & 0xfffUL) argument 32 #define GHCB_MSR_PROTO_MAX(v) (((v) >> 48) & 0xffff) argument 33 #define GHCB_MSR_PROTO_MIN(v) (((v) >> 32) & 0xffff) argument 51 /* GHCBData[31:12] */ \ 62 #define GHCB_MSR_REG_GPA_REQ_VAL(v) \ argument 63 /* GHCBData[63:12] */ \ 64 (((u64)((v) & GENMASK_ULL(51, 0)) << 12) | \ [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-vf610/ |
H A D | crm_regs.h | 118 #define CCM_CCR_OSCNT(v) ((v) & 0xff) argument 122 #define CCM_CCSR_PLL2_PFD_CLK_SEL(v) (((v) & 0x7) << 19) argument 126 #define CCM_CCSR_PLL1_PFD_CLK_SEL(v) (((v) & 0x7) << 16) argument 131 #define CCM_CCSR_PLL2_PFD1_EN (1 << 12) 137 #define CCM_CCSR_DDRC_CLK_SEL(v) ((v) << 6) argument 138 #define CCM_CCSR_FAST_CLK_SEL(v) ((v) << 5) argument 142 #define CCM_CCSR_SYS_CLK_SEL(v) ((v) & 0x7) argument 146 #define CCM_CACRR_IPG_CLK_DIV(v) (((v) & 0x3) << 11) argument 149 #define CCM_CACRR_BUS_CLK_DIV(v) (((v) & 0x7) << 3) argument 152 #define CCM_CACRR_ARM_CLK_DIV(v) ((v) & 0x7) argument [all …]
|
/openbmc/linux/arch/arm64/crypto/ |
H A D | sha512-ce-core.S | 15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19 85 ld1 {v\rc1\().2d}, [x4], #16 87 add v5.2d, v\rc0\().2d, v\in0\().2d 88 ext v6.16b, v\i2\().16b, v\i3\().16b, #8 90 ext v7.16b, v\i1\().16b, v\i2\().16b, #8 91 add v\i3\().2d, v\i3\().2d, v5.2d 93 ext v5.16b, v\in3\().16b, v\in4\().16b, #8 94 sha512su0 v\in0\().2d, v\in1\().2d 98 sha512su1 v\in0\().2d, v\in2\().2d, v5.2d 100 add v\i4\().2d, v\i1\().2d, v\i3\().2d [all …]
|
/openbmc/linux/drivers/staging/media/sunxi/sun6i-isp/ |
H A D | sun6i_isp_reg.h | 21 #define SUN6I_ISP_FE_CFG_SRC0_MODE(v) (((v) << 8) & GENMASK(9, 8)) argument 22 #define SUN6I_ISP_FE_CFG_SRC1_MODE(v) (((v) << 16) & GENMASK(17, 16)) argument 33 #define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v) (((v) << 16) & GENMASK(17, 16)) argument 89 #define SUN6I_ISP_MODULE_EN_RGB2RGB BIT(12) 104 #define SUN6I_ISP_MODE_INPUT_FMT(v) ((v) & GENMASK(2, 0)) argument 105 #define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v) (((v) << 3) & GENMASK(4, 3)) argument 106 #define SUN6I_ISP_MODE_OTF_DPC(v) (((v) << 16) & BIT(16)) argument 107 #define SUN6I_ISP_MODE_SHARP(v) (((v) << 17) & BIT(17)) argument 108 #define SUN6I_ISP_MODE_HIST(v) (((v) << 20) & GENMASK(21, 20)) argument 123 #define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v) ((v) & GENMASK(10, 0)) argument [all …]
|
/openbmc/linux/drivers/media/platform/sunxi/sun6i-csi/ |
H A D | sun6i_csi_reg.h | 18 #define SUN6I_CSI_EN_PTN_CYCLE(v) (((v) << 16) & GENMASK(23, 16)) argument 29 #define SUN6I_CSI_IF_CFG_FIELD_DT_PCLK_SHIFT(v) (((v) << 24) & GENMASK(27, 24)) argument 57 #define SUN6I_CSI_CAP_MASK(v) (((v) << 2) & GENMASK(5, 2)) argument 70 #define SUN6I_CSI_CH_CFG_PAD_VAL(v) (((v) << 24) & GENMASK(31, 24)) argument 71 #define SUN6I_CSI_CH_CFG_INPUT_FMT(v) (((v) << 20) & GENMASK(23, 20)) argument 72 #define SUN6I_CSI_CH_CFG_OUTPUT_FMT(v) (((v) << 16) & GENMASK(19, 16)) argument 74 #define SUN6I_CSI_CH_CFG_HFLIP_EN BIT(12) 78 #define SUN6I_CSI_CH_CFG_INPUT_YUV_SEQ(v) (((v) << 8) & GENMASK(9, 8)) argument 96 #define SUN6I_CSI_OUTPUT_FMT_FIELD_RGB565 12 113 #define SUN6I_CSI_OUTPUT_FMT_FRAME_YUV422SP_10 12 [all …]
|
/openbmc/linux/arch/microblaze/lib/ |
H A D | fastcopy.S | 83 lwi r12, r6, 12 /* t4 = *(s + 12) */ 87 swi r12, r5, 12 /* *(d + 12) = t4 */ 115 lwi r12, r8, 4 /* v = *(as + 4) */ 116 bsrli r9, r12, 8 /* t1 = v >> 8 */ 119 bslli r11, r12, 24 /* h = v << 24 */ 120 lwi r12, r8, 8 /* v = *(as + 8) */ 121 bsrli r9, r12, 8 /* t1 = v >> 8 */ 124 bslli r11, r12, 24 /* h = v << 24 */ 125 lwi r12, r8, 12 /* v = *(as + 12) */ 126 bsrli r9, r12, 8 /* t1 = v >> 8 */ [all …]
|
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/ |
H A D | crm_regs.h | 206 #define MXC_CCM_CCR_COSC_EN (1 << 12) 228 #define MXC_CCM_CCSR_PDF_508M_AUTO_DIS (1 << 12) 283 #define MXC_CCM_CBCMR_PERIPH_CLK2_SEL_MASK (0x3 << 12) 284 #define MXC_CCM_CBCMR_PERIPH_CLK2_SEL_OFFSET 12 324 #define MXC_CCM_CSCMR1_SSI2_CLK_SEL_MASK (0x3 << 12) 325 #define MXC_CCM_CSCMR1_SSI2_CLK_SEL_OFFSET 12 411 #define MXC_CCM_CS2CDR_QSPI2_CLK_PODF(v) (((v) & 0x3f) << 21) argument 414 #define MXC_CCM_CS2CDR_QSPI2_CLK_PRED(v) (((v) & 0x7) << 18) argument 417 #define MXC_CCM_CS2CDR_QSPI2_CLK_SEL(v) (((v) & 0x7) << 15) argument 421 #define MXC_CCM_CS2CDR_ENFC_CLK_PODF(v) (((v) & 0x3f) << 21) argument [all …]
|
/openbmc/linux/drivers/net/ethernet/altera/ |
H A D | altera_tse.h | 49 #define ALTERA_TSE_TX_IPG_LENGTH 12 53 #define GET_BIT_VALUE(v, bit) (((v) >> (bit)) & 0x1) argument 69 #define MAC_CMDCFG_LATE_COL BIT(12) 73 #define MAC_CMDCFG_TX_ADDR_SEL(v) (((v) & 0x7) << 16) argument 85 #define MAC_CMDCFG_TX_ENA_GET(v) GET_BIT_VALUE(v, 0) argument 86 #define MAC_CMDCFG_RX_ENA_GET(v) GET_BIT_VALUE(v, 1) argument 87 #define MAC_CMDCFG_XON_GEN_GET(v) GET_BIT_VALUE(v, 2) argument 88 #define MAC_CMDCFG_ETH_SPEED_GET(v) GET_BIT_VALUE(v, 3) argument 89 #define MAC_CMDCFG_PROMIS_EN_GET(v) GET_BIT_VALUE(v, 4) argument 90 #define MAC_CMDCFG_PAD_EN_GET(v) GET_BIT_VALUE(v, 5) argument [all …]
|
/openbmc/linux/arch/alpha/kernel/ |
H A D | entry.S | 158 .cfi_rel_offset $12, 24 169 .cfi_restore $12 206 stq $12, 24($sp) 213 .cfi_rel_offset $12, 24 226 ldq $12, 24($sp) 234 .cfi_restore $12 272 stq $12, 96($sp) 300 .cfi_rel_offset $12, 12*8 331 ldq $12, 96($sp) 359 .cfi_restore $12 [all …]
|
/openbmc/linux/drivers/hwmon/ |
H A D | abituguru3.c | 85 #define ABIT_UGURU3_TEMP_NAMES_LENGTH (13 + 11 + 12 + 13 + 20 + 12 + 16 + 13) 90 #define ABIT_UGURU3_FAN_NAMES_LENGTH (12 + 10 + 12 + 19 + 11 + 15 + 12) 191 { "CPU VTT 1.2V", 3, 0, 10, 1, 0 }, 192 { "MCH & PCIE 1.5V", 4, 0, 10, 1, 0 }, 193 { "MCH 2.5V", 5, 0, 20, 1, 0 }, 194 { "ICH 1.05V", 6, 0, 10, 1, 0 }, 195 { "ATX +12V (24-Pin)", 7, 0, 60, 1, 0 }, 196 { "ATX +12V (4-pin)", 8, 0, 60, 1, 0 }, 197 { "ATX +5V", 9, 0, 30, 1, 0 }, 198 { "+3.3V", 10, 0, 20, 1, 0 }, [all …]
|
H A D | intel-m10-bmc-hwmon.c | 53 { 0x144, 0x0, 0x0, 0x0, 0x0, 1, "12V Backplane Voltage" }, 54 { 0x14c, 0x0, 0x0, 0x0, 0x0, 1, "1.2V Voltage" }, 55 { 0x150, 0x0, 0x0, 0x0, 0x0, 1, "12V AUX Voltage" }, 56 { 0x158, 0x0, 0x0, 0x0, 0x0, 1, "1.8V Voltage" }, 57 { 0x15c, 0x0, 0x0, 0x0, 0x0, 1, "3.3V Voltage" }, 62 { 0x148, 0x0, 0x0, 0x0, 0x0, 1, "12V Backplane Current" }, 63 { 0x154, 0x0, 0x0, 0x0, 0x0, 1, "12V AUX Current" }, 113 { 0x1a0, 0x1a4, 0x1a8, 0x0, 0x0, 500, "3.3v Temperature" }, 117 { 0x210, 0x214, 0x218, 0x0, 0x0, 500, "1.8v Temperature" }, 118 { 0x22c, 0x230, 0x234, 0x0, 0x0, 500, "12v Backplane Temperature" }, [all …]
|
/openbmc/openbmc/poky/bitbake/lib/toaster/toastergui/static/fonts/ |
H A D | glyphicons-halflings-regular.svg | 12 …v-224l158 158q7 7 18 8t19 -6l106 -106q7 -8 6 -19t-8 -18l-158 -158h224q10 0 18.5 -7.5t10.5 -17.5q6 … 13 …50 1100h200q21 0 35.5 -14.5t14.5 -35.5v-350h350q21 0 35.5 -14.5t14.5 -35.5v-200q0 -21 -14.5 -35.5t… 15 …v-100h275q10 0 13 -6t-3 -14l-120 -160q-6 -8 -18 -14t-22 -6h-125v-174q0 -11 -7.5 -18.5t-18.5 -7.5h-… 30 …v-16.5v-16.5q0 -36 -0.5 -57t-6.5 -61t-17 -65t-35 -57t-57 -50.5t-86 -31.5t-120 -13h-178l-2 -100h288… 31 <glyph unicode="−" d="M250 700h800q21 0 35.5 -14.5t14.5 -35.5v-200q0 -21 -14.5 -35.5t-35.5 -… 32 …v-150q0 -21 -14.5 -35.5t-35.5 -14.5h-50v-100q0 -91 -49.5 -165.5t-130.5 -109.5q81 -35 130.5 -109.5t… 34 ….5t-205 -86.5h-750q-79 0 -135.5 57t-56.5 137q0 69 42.5 122.5t108.5 67.5q-2 12 -2 37q0 153 108 260.… 35 …v-42h-1200v42q0 21 15 39.5t35 18.5h30l468 746l-135 183q-10 16 -5.5 34t20.5 28t34 5.5t28 -20.5l111 … 36 …-13 -5.5t-5 12.5v550q0 10 5 12.5t13 -5.5zM918 618l264 264q8 8 13 5.5t5 -12.5v-550q0 -10 -5 -12.5t-… 38 <glyph unicode="" d="M700 650v-550h250q21 0 35.5 -14.5t14.5 -35.5v-50h-800v50q0 21 14.5 35.… [all …]
|
H A D | fontawesome-webfont.svg | 34 <glyph unicode="" horiz-adv-x="1792" d="M1699 1350q0 -35 -43 -78l-632 -632v-768h320q26 0 45… 35 …v-1120q0 -50 -34 -89t-86 -60.5t-103.5 -32t-96.5 -10.5t-96.5 10.5t-103.5 32t-86 60.5t-34 89t34 89t8… 37 …v-768q0 -13 9.5 -22.5t22.5 -9.5h1472q13 0 22.5 9.5t9.5 22.5zM1664 1083v11v13.5t-0.5 13 t-3 12.5t-5… 39 …6 -500q1 -7 1 -20q0 -21 -10.5 -35.5t-30.5 -14.5q-19 0 -40 12l-449 236l-449 -236q-22 -12 -40 -12q-2… 40 … -48l-363 -354l86 -500q1 -7 1 -20q0 -50 -41 -50q-19 0 -40 12l-449 236l-449 -236q-22 -12 -40 -12q-2… 42 …v-128q0 -26 19 -45t45 -19h128q26 0 45 19t19 45zM384 320v128q0 26 -19 45t-45 19h-128q-26 0 -45 -19t… 43 …v-384q0 -52 -38 -90t-90 -38h-512q-52 0 -90 38t-38 90v384q0 52 38 90t90 38h512q52 0 90 -38t38 -90zM… 44 …v-192q0 -40 -28 -68t-68 -28h-320q-40 0 -68 28t-28 68v192q0 40 28 68t68 28h320q40 0 68 -28t28 -68zM… 45 …v-192q0 -40 -28 -68t-68 -28h-320q-40 0 -68 28t-28 68v192q0 40 28 68t68 28h320q40 0 68 -28t28 -68zM… 48 …v-64q0 -13 -9.5 -22.5t-22.5 -9.5h-224v-224q0 -13 -9.5 -22.5t-22.5 -9.5h-64q-13 0 -22.5 9.5t-9.5 22… [all …]
|
/openbmc/linux/drivers/media/platform/nxp/ |
H A D | imx-pxp.h | 19 #define BF_PXP_CTRL_SFTRST(v) \ argument 20 (((v) << 31) & BM_PXP_CTRL_SFTRST) 22 #define BF_PXP_CTRL_CLKGATE(v) \ argument 23 (((v) << 30) & BM_PXP_CTRL_CLKGATE) 25 #define BF_PXP_CTRL_RSVD4(v) \ argument 26 (((v) << 29) & BM_PXP_CTRL_RSVD4) 28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument 29 (((v) << 28) & BM_PXP_CTRL_EN_REPEAT) 31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument 32 (((v) << 27) & BM_PXP_CTRL_ENABLE_ROTATE1) [all …]
|
/openbmc/linux/arch/riscv/kernel/ |
H A D | module.c | 30 static int apply_r_riscv_32_rela(struct module *me, u32 *location, Elf_Addr v) in apply_r_riscv_32_rela() argument 32 if (v != (u32)v) { in apply_r_riscv_32_rela() 34 me->name, (long long)v); in apply_r_riscv_32_rela() 37 *location = v; in apply_r_riscv_32_rela() 41 static int apply_r_riscv_64_rela(struct module *me, u32 *location, Elf_Addr v) in apply_r_riscv_64_rela() argument 43 *(u64 *)location = v; in apply_r_riscv_64_rela() 48 Elf_Addr v) in apply_r_riscv_branch_rela() argument 50 ptrdiff_t offset = (void *)v - (void *)location; in apply_r_riscv_branch_rela() 51 u32 imm12 = (offset & 0x1000) << (31 - 12); in apply_r_riscv_branch_rela() 61 Elf_Addr v) in apply_r_riscv_jal_rela() argument [all …]
|
/openbmc/linux/include/linux/ |
H A D | inet.h | 12 * $Id: Space.c,v 0.8.4.5 1992/12/12 19:25:04 bir7 Exp $ 13 * $Id: arp.c,v 0.8.4.6 1993/01/28 22:30:00 bir7 Exp $ 14 * $Id: arp.h,v 0.8.4.6 1993/01/28 22:30:00 bir7 Exp $ 15 * $Id: dev.c,v 0.8.4.13 1993/01/23 18:00:11 bir7 Exp $ 16 * $Id: dev.h,v 0.8.4.7 1993/01/23 18:00:11 bir7 Exp $ 17 * $Id: eth.c,v 0.8.4.4 1993/01/22 23:21:38 bir7 Exp $ 18 * $Id: eth.h,v 0.8.4.1 1992/11/10 00:17:18 bir7 Exp $ 19 * $Id: icmp.c,v 0.8.4.9 1993/01/23 18:00:11 bir7 Exp $ 20 * $Id: icmp.h,v 0.8.4.2 1992/11/15 14:55:30 bir7 Exp $ 21 * $Id: ip.c,v 0.8.4.8 1992/12/12 19:25:04 bir7 Exp $ [all …]
|