Home
last modified time | relevance | path

Searched +full:0 +full:xff200000 (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Daltera-pcie-msi.txt18 msi0: msi@0xFF200000 {
20 reg = <0xFF200000 0x00000010
21 0xFF200010 0x00000080>;
24 interrupts = <0 42 4>;
H A Dqcom,pcie.yaml900 reg = <0x1b500000 0x1000>,
901 <0x1b502000 0x80>,
902 <0x1b600000 0x100>,
903 <0x0ff00000 0x100000>;
906 linux,pci-domain = <0>;
907 bus-range = <0x00 0xff>;
911 ranges = <0x81000000 0 0 0x0fe00000 0 0x00100000>,
912 <0x82000000 0 0 0x08000000 0 0x07e00000>;
916 interrupt-map-mask = <0 0 0 0x7>;
917 interrupt-map = <0 0 0 1 &intc 0 36 IRQ_TYPE_LEVEL_HIGH>,
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dbase_addr_ac5.h9 #define SOCFPGA_FPGA_SLAVES_ADDRESS 0xc0000000
10 #define SOCFPGA_STM_ADDRESS 0xfc000000
11 #define SOCFPGA_DAP_ADDRESS 0xff000000
12 #define SOCFPGA_EMAC0_ADDRESS 0xff700000
13 #define SOCFPGA_EMAC1_ADDRESS 0xff702000
14 #define SOCFPGA_SDMMC_ADDRESS 0xff704000
15 #define SOCFPGA_QSPI_ADDRESS 0xff705000
16 #define SOCFPGA_GPIO0_ADDRESS 0xff708000
17 #define SOCFPGA_GPIO1_ADDRESS 0xff709000
18 #define SOCFPGA_GPIO2_ADDRESS 0xff70a000
[all …]
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-altera.txt36 reg = <0xff200000 0x10>;
37 interrupts = <0 45 4>;
/openbmc/u-boot/arch/sh/include/asm/
H A Dcpu_sh7750.h14 #define CCR_CACHE_INIT 0x8000090D /* EMODE,ICI,ICE(16k),OCI,P1-wb,OCE(32k) */
17 #define CCR_CACHE_INIT 0x0000090B
21 #define PTEH 0xFF000000
22 #define PTEL 0xFF000004
23 #define TTB 0xFF000008
24 #define TEA 0xFF00000C
25 #define MMUCR 0xFF000010
26 #define BASRA 0xFF000014
27 #define BASRB 0xFF000018
28 #define CCR 0xFF00001C
[all …]
H A Dcpu_sh7780.h11 #define CCR_CACHE_INIT 0x0000090b
14 #define TRA 0xFF000020
15 #define EXPEVT 0xFF000024
16 #define INTEVT 0xFF000028
19 #define PTEH 0xFF000000
20 #define PTEL 0xFF000004
21 #define TTB 0xFF000008
22 #define TEA 0xFF00000C
23 #define MMUCR 0xFF000010
24 #define PASCR 0xFF000070
[all …]
H A Dcpu_sh7722.h12 #define CCR_CACHE_INIT 0x0000090d
15 #define TRA 0xFF000020
16 #define EXPEVT 0xFF000024
17 #define INTEVT 0xFF000028
20 #define PTEH 0xFF000000
21 #define PTEL 0xFF000004
22 #define TTB 0xFF000008
23 #define TEA 0xFF00000C
24 #define MMUCR 0xFF000010
25 #define PASCR 0xFF000070
[all …]
/openbmc/linux/arch/sh/kernel/cpu/sh4a/
H A Dubc.c15 #define UBC_CBR(idx) (0xff200000 + (0x20 * idx))
16 #define UBC_CRR(idx) (0xff200004 + (0x20 * idx))
17 #define UBC_CAR(idx) (0xff200008 + (0x20 * idx))
18 #define UBC_CAMR(idx) (0xff20000c + (0x20 * idx))
20 #define UBC_CCMFR 0xff200600
21 #define UBC_CBCR 0xff200620
25 #define UBC_CRR_BIE (1 << 0)
28 #define UBC_CBR_CE (1 << 0)
40 __raw_writel(0, UBC_CBR(idx)); in sh4a_ubc_disable()
41 __raw_writel(0, UBC_CAR(idx)); in sh4a_ubc_disable()
[all …]
/openbmc/linux/arch/m68k/sun3/
H A Dconfig.c60 clock_va = (char *) 0xfe06000; /* dark */ in sun3_init()
61 sun3_intreg = (unsigned char *) 0xfe0a000; /* magic */ in sun3_init()
67 enable_register |= 0x50; /* Enable FPU */ in sun3_init()
75 memset(sun3_reserved_pmeg, 0, sizeof(sun3_reserved_pmeg)); in sun3_init()
80 for (i=0; i<8; i++) /* Kernel PMEGs */ in sun3_init()
122 m68k_setup_node(0); in sun3_bootmem_alloc()
143 memory_start = ((((unsigned long)_end) + 0x2000) & ~0x1fff); in config_sun3()
148 m68k_memory[0].size=*(romvec->pv_sun3mem); in config_sun3()
174 .start = 0xff200000,
175 .end = 0xff200021,
[all …]
/openbmc/linux/Documentation/devicetree/bindings/fpga/
H A Dfpga-region.txt210 bridge's region (0xff200000) and the hps bridge's region (0xc0000000) for use by
218 reg = <0xff706000 0x1000
219 0xffb90000 0x20>;
220 interrupts = <0 175 4>;
225 reg = <0xff400000 0x100000>;
241 reg = <0xff500000 0x10000>;
257 ranges = <0x20000 0xff200000 0x100000>,
258 <0x0 0xc0000000 0x20000000>;
262 reg = <0x10040 0x20>;
272 reg = <0x0 0x10000>;
[all …]
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dp1023rdb.dts56 size = <0 0x1000000>;
57 alignment = <0 0x1000000>;
60 size = <0 0x400000>;
61 alignment = <0 0x400000>;
64 size = <0 0x2000000>;
65 alignment = <0 0x2000000>;
70 ranges = <0x0 0xf 0xff000000 0x200000>;
74 ranges = <0x0 0xf 0xff200000 0x200000>;
78 ranges = <0x0 0x0 0xff600000 0x200000>;
83 reg = <0x53>;
[all …]
/openbmc/u-boot/include/configs/
H A DP1023RDB.h17 #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
46 #define CONFIG_SYS_MEMTEST_START 0x01000000 /* memtest works on */
47 #define CONFIG_SYS_MEMTEST_END 0x02000000
50 #define CONFIG_SYS_LBC_LBCR 0x00000000
55 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
63 #define CONFIG_SYS_SPD_BUS_NUM 0
64 #define SPD_EEPROM_ADDRESS 0x50
70 * 0x0000_0000 0x1fff_ffff DDR 512M cacheable
71 * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
72 * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable
[all …]
/openbmc/linux/include/linux/ssb/
H A Dssb_regs.h9 #define SSB_SDRAM_BASE 0x00000000U /* Physical SDRAM */
10 #define SSB_PCI_MEM 0x08000000U /* Host Mode sb2pcitranslation0 (64 MB) */
11 #define SSB_PCI_CFG 0x0c000000U /* Host Mode sb2pcitranslation1 (64 MB) */
12 #define SSB_SDRAM_SWAPPED 0x10000000U /* Byteswapped Physical SDRAM */
13 #define SSB_ENUM_BASE 0x18000000U /* Enumeration space base */
14 #define SSB_ENUM_LIMIT 0x18010000U /* Enumeration space limit */
16 #define SSB_FLASH2 0x1c000000U /* Flash Region 2 (region 1 shadowed here) */
17 #define SSB_FLASH2_SZ 0x02000000U /* Size of Flash Region 2 */
19 #define SSB_EXTIF_BASE 0x1f000000U /* External Interface region base address */
20 #define SSB_FLASH1 0x1fc00000U /* Flash Region 1 */
[all …]
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi3660.dtsi25 #size-cells = <0>;
58 cpu0: cpu@0 {
61 reg = <0x0 0x0>;
75 reg = <0x0 0x1>;
88 reg = <0x0 0x2>;
101 reg = <0x0 0x3>;
114 reg = <0x0 0x100>;
128 reg = <0x0 0x101>;
141 reg = <0x0 0x102>;
154 reg = <0x0 0x103>;
[all …]
/openbmc/linux/drivers/staging/wlan-ng/
H A Dprism2fw.c44 #define S3ADDR_PLUG (0xff000000UL)
45 #define S3ADDR_CRC (0xff100000UL)
46 #define S3ADDR_INFO (0xff200000UL)
47 #define S3ADDR_START (0xff400000UL)
183 * 0 - success
184 * ~0 - failure
194 PRISM2_USB_FWFILE, &udev->dev) != 0) { in prism2_fwtry()
208 return 0; in prism2_fwtry()
221 * 0 - success
222 * ~0 - failure
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Drk3399.dtsi43 #size-cells = <0>;
71 cpu_l0: cpu@0 {
74 reg = <0x0 0x0>;
83 reg = <0x0 0x1>;
91 reg = <0x0 0x2>;
99 reg = <0x0 0x3>;
107 reg = <0x0 0x100>;
116 reg = <0x0 0x101>;
139 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW 0>,
140 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW 0>,
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Dpx30.dtsi40 #size-cells = <0>;
42 cpu0: cpu@0 {
45 reg = <0x0 0x0>;
57 reg = <0x0 0x1>;
69 reg = <0x0 0x2>;
81 reg = <0x0 0x3>;
96 arm,psci-suspend-param = <0x0010000>;
105 arm,psci-suspend-param = <0x1010000>;
113 cpu0_opp_table: opp-table-0 {
164 #clock-cells = <0>;
[all …]
H A Drk3399.dtsi41 #size-cells = <0>;
69 cpu_l0: cpu@0 {
72 reg = <0x0 0x0>;
84 reg = <0x0 0x1>;
96 reg = <0x0 0x2>;
108 reg = <0x0 0x3>;
120 reg = <0x0 0x100>;
138 reg = <0x0 0x101>;
159 arm,psci-suspend-param = <0x0010000>;
168 arm,psci-suspend-param = <0x1010000>;
[all …]