Searched +full:0 +full:x17300000 (Results 1 – 8 of 8) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,sdm845-lpasscc.yaml | 44 reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
|
/openbmc/linux/Documentation/devicetree/bindings/remoteproc/ |
H A D | qcom,sdm845-adsp-pil.yaml | 125 reg = <0x17300000 0x40c>; 128 <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, 153 qcom,halt-regs = <&tcsr_mutex_regs 0x22000>; 157 qcom,smem-states = <&adsp_smp2p_out 0>;
|
H A D | qcom,sm8150-pas.yaml | 143 reg = <0x17300000 0x4040>; 151 <&adsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, 163 qcom,smem-states = <&adsp_smp2p_out 0>;
|
/openbmc/linux/arch/arm64/boot/dts/qcom/ |
H A D | msm8998.dtsi | 15 qcom,msm-id = <292 0x0>; 25 reg = <0x0 0x80000000 0x0 0x0>; 34 reg = <0x0 0x85800000 0x0 0x600000>; 39 reg = <0x0 0x85e00000 0x0 0x100000>; 44 reg = <0x0 0x86000000 0x0 0x200000>; 49 reg = <0x0 0x86200000 0x0 0x2d00000>; 55 reg = <0x0 0x88f00000 0x0 0x200000>; 63 reg = <0x0 0x8ab00000 0x0 0x700000>; 68 reg = <0x0 0x8b200000 0x0 0x1a00000>; 73 reg = <0x0 0x8cc00000 0x0 0x7000000>; [all …]
|
H A D | sc8180x.dtsi | 27 #clock-cells = <0>; 33 #clock-cells = <0>; 41 #size-cells = <0>; 43 CPU0: cpu@0 { 46 reg = <0x0 0x0>; 50 qcom,freq-domain = <&cpufreq_hw 0>; 57 clocks = <&cpufreq_hw 0>; 75 reg = <0x0 0x100>; 79 qcom,freq-domain = <&cpufreq_hw 0>; 86 clocks = <&cpufreq_hw 0>; [all …]
|
H A D | sm8150.dtsi | 30 #clock-cells = <0>; 37 #clock-cells = <0>; 45 #size-cells = <0>; 47 CPU0: cpu@0 { 50 reg = <0x0 0x0>; 51 clocks = <&cpufreq_hw 0>; 56 qcom,freq-domain = <&cpufreq_hw 0>; 58 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 79 reg = <0x0 0x100>; 80 clocks = <&cpufreq_hw 0>; [all …]
|
H A D | sdm845.dtsi | 77 #clock-cells = <0>; 84 #clock-cells = <0>; 91 #size-cells = <0>; 93 CPU0: cpu@0 { 96 reg = <0x0 0x0>; 97 clocks = <&cpufreq_hw 0>; 101 qcom,freq-domain = <&cpufreq_hw 0>; 125 reg = <0x0 0x100>; 126 clocks = <&cpufreq_hw 0>; 130 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
H A D | sm8250.dtsi | 81 #clock-cells = <0>; 89 #clock-cells = <0>; 95 #size-cells = <0>; 97 CPU0: cpu@0 { 100 reg = <0x0 0x0>; 101 clocks = <&cpufreq_hw 0>; 108 qcom,freq-domain = <&cpufreq_hw 0>; 110 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 116 cache-size = <0x20000>; 122 cache-size = <0x400000>; [all …]
|