Home
last modified time | relevance | path

Searched +full:0 +full:x0202 (Results 1 – 25 of 207) sorted by relevance

123456789

/openbmc/linux/drivers/misc/
H A Dhi6421v600-irq.c32 OTMP = 0,
55 #define HISI_POWERKEY_IRQ_NUM 0
65 #define SOC_PMIC_IRQ_MASK_0_ADDR 0x0202
66 #define SOC_PMIC_IRQ0_ADDR 0x0212
74 * OTMP 0x0202 0x212 bit 0
75 * VBUS_CONNECT 0x0202 0x212 bit 1
76 * VBUS_DISCONNECT 0x0202 0x212 bit 2
77 * ALARMON_R 0x0202 0x212 bit 3
78 * HOLD_6S 0x0202 0x212 bit 4
79 * HOLD_1S 0x0202 0x212 bit 5
[all …]
/openbmc/linux/arch/sh/boards/mach-migor/
H A Dlcd_qvga.c27 * Index 0: "Device Code Read" returns 0x1505.
32 gpio_set_value(GPIO_PTH2, 0); in reset_lcd_module()
44 tmp1 = (data<<1 | 0x00000001) & 0x000001FF; in adjust_reg18()
45 tmp2 = (data<<2 | 0x00000200) & 0x0003FE00; in adjust_reg18()
72 return ((data >> 1) & 0xff) | ((data >> 2) & 0xff00); in read_reg16()
81 for (i = 0; i < no_data; i += 2) in migor_lcd_qvga_seq()
86 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
90 0x0060, 0x2700, 0x0008, 0x0808, 0x0090, 0x001A, 0x0007, 0x0001,
91 0x0017, 0x0001, 0x0019, 0x0000, 0x0010, 0x17B0, 0x0011, 0x0116,
92 0x0012, 0x0198, 0x0013, 0x1400, 0x0029, 0x000C, 0x0012, 0x01B8,
[all …]
/openbmc/linux/include/video/
H A Dtgafb.h20 #define TGA_TYPE_8PLANE 0
28 #define TGA_ROM_OFFSET 0x0000000
29 #define TGA_REGS_OFFSET 0x0100000
30 #define TGA_8PLANE_FB_OFFSET 0x0200000
31 #define TGA_24PLANE_FB_OFFSET 0x0804000
32 #define TGA_24PLUSZ_FB_OFFSET 0x1004000
34 #define TGA_FOREGROUND_REG 0x0020
35 #define TGA_BACKGROUND_REG 0x0024
36 #define TGA_PLANEMASK_REG 0x0028
37 #define TGA_PIXELMASK_ONESHOT_REG 0x002c
[all …]
/openbmc/linux/arch/xtensa/include/uapi/asm/
H A Dptrace.h19 #define REG_A_BASE 0x0000
20 #define REG_AR_BASE 0x0100
21 #define REG_PC 0x0020
22 #define REG_PS 0x02e6
23 #define REG_WB 0x0248
24 #define REG_WS 0x0249
25 #define REG_LBEG 0x0200
26 #define REG_LEND 0x0201
27 #define REG_LCOUNT 0x0202
28 #define REG_SAR 0x0203
[all …]
/openbmc/linux/drivers/mfd/
H A Djanz-cmodio.c24 #define CMODIO_MODULBUS_SIZE 0x200
110 res->start = 0; in cmodio_setup_subdevice()
111 res->end = 0; in cmodio_setup_subdevice()
114 return 0; in cmodio_setup_subdevice()
121 unsigned int num_probed = 0; in cmodio_probe_submodules()
125 for (i = 0; i < num_modules; i++) { in cmodio_probe_submodules()
136 if (num_probed == 0) { in cmodio_probe_submodules()
144 return mfd_add_devices(&pdev->dev, 0, priv->cells, in cmodio_probe_submodules()
224 iowrite8(0xf, &priv->ctrl->int_disable); in cmodio_pci_probe()
233 return 0; in cmodio_pci_probe()
[all …]
/openbmc/linux/block/
H A Dopal_proto.h20 TCG_SECP_00 = 0,
30 OPAL_DTA_TOKENID_BYTESTRING = 0xe0,
31 OPAL_DTA_TOKENID_SINT = 0xe1,
32 OPAL_DTA_TOKENID_UINT = 0xe2,
33 OPAL_DTA_TOKENID_TOKEN = 0xe3, /* actual token is returned */
34 OPAL_DTA_TOKENID_INVALID = 0X0
37 #define DTAERROR_NO_METHOD_STATUS 0x89
38 #define GENERIC_HOST_SESSION_NUM 0x41
41 #define TPER_SYNC_SUPPORTED 0x01
43 #define LOCKING_SUPPORTED_MASK 0x01
[all …]
/openbmc/linux/arch/sh/kernel/cpu/sh4a/
H A Dperf_event.c14 #define PPC_CCBR(idx) (0xff200800 + (sizeof(u32) * idx))
15 #define PPC_PMCTR(idx) (0xfc100000 + (sizeof(u32) * idx))
17 #define CCBR_CIT_MASK (0x7ff << 6)
20 #define CCBR_PPCE (1 << 0)
37 #define PPC_PMCAT 0xfc100240
39 #define PPC_PMCAT 0xfc100080
61 * 0x0000 number of elapsed cycles
62 * 0x0200 number of elapsed cycles in privileged mode
63 * 0x0280 number of elapsed cycles while SR.BL is asserted
64 * 0x0202 instruction execution
[all …]
/openbmc/u-boot/board/sandisk/sansa_fuze_plus/
H A Dsfp.c32 mxs_set_sspclk(MXC_SSPCLK0, 96000, 0); in board_early_init_f()
34 return 0; in board_early_init_f()
46 case 0: in xfi3_mmc_cd()
53 return 0; in xfi3_mmc_cd()
63 gpio_direction_output(MX23_PAD_GPMI_D08__GPIO_0_8, 0); in board_mmc_init()
64 ret = mxsmmc_initialize(bis, 0, NULL, xfi3_mmc_cd); in board_mmc_init()
69 gpio_direction_output(MX23_PAD_PWM3__GPIO_1_29, 0); in board_mmc_init()
134 uint32_t val = 0; in mxsfb_read_register()
138 reg = ((reg & 0xff) << 1) | (((reg >> 8) & 0xff) << 10); in mxsfb_read_register()
153 for (i = 0; i < 18; i++) { in mxsfb_read_register()
[all …]
/openbmc/linux/arch/sh/boot/compressed/
H A Dhead_32.S26 mov #0xffffffe0, r1
69 mov #0, r0
95 .long 0x500000F0 /* Privileged mode, Bank=0, Block=1, IMASK=0xF */
97 .long 0x400000F0 /* magic used by kexec to parse zImage format */
111 .word 0
113 .word 0x0202 ! header version number (>= 0x0105)
115 .word 0 ! default_switch
116 .word 0 ! SETUPSEG
117 .word 0x1000
118 .word 0 ! pointing to kernel version string
[all …]
/openbmc/linux/include/linux/mmc/
H A Dsdio_ids.h13 #define SDIO_CLASS_NONE 0x00 /* Not a SDIO standard interface */
14 #define SDIO_CLASS_UART 0x01 /* standard UART interface */
15 #define SDIO_CLASS_BT_A 0x02 /* Type-A BlueTooth std interface */
16 #define SDIO_CLASS_BT_B 0x03 /* Type-B BlueTooth std interface */
17 #define SDIO_CLASS_GPS 0x04 /* GPS standard interface */
18 #define SDIO_CLASS_CAMERA 0x05 /* Camera standard interface */
19 #define SDIO_CLASS_PHS 0x06 /* PHS standard interface */
20 #define SDIO_CLASS_WLAN 0x07 /* WLAN interface */
21 #define SDIO_CLASS_ATA 0x08 /* Embedded SDIO-ATA std interface */
22 #define SDIO_CLASS_BT_AMP 0x09 /* Type-A Bluetooth AMP interface */
[all …]
/openbmc/linux/arch/nios2/boot/compressed/
H A Dhead.S33 1: initd 0(r1)
46 1: ldw r8, 0(r1) /* load a word from [r1] */
47 stw r8, 0(r2) /* stort a word to dest [r2] */
54 1: flushd 0(r1)
64 1: stb r0, 0(r2)
71 movia sp, 0x10000
75 stw r4, 0(sp)
82 ldw r4, 0(sp)
90 1: flushd 0(r1)
106 .short 0
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-omap3/
H A Dmux.h23 * M0 - Mode 0
28 #define IDIS (0 << 8)
30 #define PTD (0 << 4)
32 #define DIS (0 << 3)
41 #define M0 0
56 #define CONTROL_PADCONF_SDRC_D0 0x0030
57 #define CONTROL_PADCONF_SDRC_D1 0x0032
58 #define CONTROL_PADCONF_SDRC_D2 0x0034
59 #define CONTROL_PADCONF_SDRC_D3 0x0036
60 #define CONTROL_PADCONF_SDRC_D4 0x0038
[all …]
/openbmc/linux/arch/sh/include/mach-common/mach/
H A Dhighlander.h6 #define PA_NORFLASH_ADDR 0x00000000
7 #define PA_NORFLASH_SIZE 0x04000000
10 #define PA_BCR 0xa4000000 /* FPGA */
13 #define PA_IRLMSK (PA_BCR+0x0000) /* Interrupt Mask control */
14 #define PA_IRLMON (PA_BCR+0x0002) /* Interrupt Status control */
15 #define PA_IRLPRI1 (PA_BCR+0x0004) /* Interrupt Priorty 1 */
16 #define PA_IRLPRI2 (PA_BCR+0x0006) /* Interrupt Priorty 2 */
17 #define PA_IRLPRI3 (PA_BCR+0x0008) /* Interrupt Priorty 3 */
18 #define PA_IRLPRI4 (PA_BCR+0x000a) /* Interrupt Priorty 4 */
19 #define PA_RSTCTL (PA_BCR+0x000c) /* Reset Control */
[all …]
/openbmc/linux/drivers/iio/chemical/
H A Dscd30_i2c.c7 * I2C slave address: 0x61
21 #define SCD30_I2C_CRC8_POLYNOMIAL 0x31
24 [CMD_START_MEAS] = 0x0010,
25 [CMD_STOP_MEAS] = 0x0104,
26 [CMD_MEAS_INTERVAL] = 0x4600,
27 [CMD_MEAS_READY] = 0x0202,
28 [CMD_READ_MEAS] = 0x0300,
29 [CMD_ASC] = 0x5306,
30 [CMD_FRC] = 0x5204,
31 [CMD_TEMP_OFFSET] = 0x5403,
[all …]
/openbmc/linux/drivers/net/can/spi/mcp251xfd/
H A Dmcp251xfd-crc16.c24 0x0000, 0x8005, 0x800f, 0x000a, 0x801b, 0x001e, 0x0014, 0x8011,
25 0x8033, 0x0036, 0x003c, 0x8039, 0x0028, 0x802d, 0x8027, 0x0022,
26 0x8063, 0x0066, 0x006c, 0x8069, 0x0078, 0x807d, 0x8077, 0x0072,
27 0x0050, 0x8055, 0x805f, 0x005a, 0x804b, 0x004e, 0x0044, 0x8041,
28 0x80c3, 0x00c6, 0x00cc, 0x80c9, 0x00d8, 0x80dd, 0x80d7, 0x00d2,
29 0x00f0, 0x80f5, 0x80ff, 0x00fa, 0x80eb, 0x00ee, 0x00e4, 0x80e1,
30 0x00a0, 0x80a5, 0x80af, 0x00aa, 0x80bb, 0x00be, 0x00b4, 0x80b1,
31 0x8093, 0x0096, 0x009c, 0x8099, 0x0088, 0x808d, 0x8087, 0x0082,
32 0x8183, 0x0186, 0x018c, 0x8189, 0x0198, 0x819d, 0x8197, 0x0192,
33 0x01b0, 0x81b5, 0x81bf, 0x01ba, 0x81ab, 0x01ae, 0x01a4, 0x81a1,
[all …]
/openbmc/linux/drivers/net/wireless/intersil/p54/
H A Deeprom.h131 /* common and choice range (0x0000 - 0x0fff) */
132 #define PDR_END 0x0000
133 #define PDR_MANUFACTURING_PART_NUMBER 0x0001
134 #define PDR_PDA_VERSION 0x0002
135 #define PDR_NIC_SERIAL_NUMBER 0x0003
136 #define PDR_NIC_RAM_SIZE 0x0005
137 #define PDR_RFMODEM_SUP_RANGE 0x0006
138 #define PDR_PRISM_MAC_SUP_RANGE 0x0007
139 #define PDR_NIC_ID 0x0008
141 #define PDR_MAC_ADDRESS 0x0101
[all …]
/openbmc/linux/include/linux/sunrpc/
H A Dgss_krb5.h60 #define KG_TOK_MIC_MSG 0x0101
61 #define KG_TOK_WRAP_MSG 0x0201
63 #define KG2_TOK_INITIAL 0x0101
64 #define KG2_TOK_RESPONSE 0x0202
65 #define KG2_TOK_MIC 0x0404
66 #define KG2_TOK_WRAP 0x0504
68 #define KG2_TOKEN_FLAG_SENTBYACCEPTOR 0x01
69 #define KG2_TOKEN_FLAG_SEALED 0x02
70 #define KG2_TOKEN_FLAG_ACCEPTORSUBKEY 0x04
72 #define KG2_RESP_FLAG_ERROR 0x0001
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dsi476x.c24 SI476X_DIGITAL_IO_OUTPUT_FORMAT = 0x0203,
25 SI476X_DIGITAL_IO_OUTPUT_SAMPLE_RATE = 0x0202,
33 #define SI476X_DIGITAL_IO_OUTPUT_WIDTH_MASK ((0x7 << SI476X_DIGITAL_IO_SLOT_SIZE_SHIFT) | \
34 (0x7 << SI476X_DIGITAL_IO_SAMPLE_SIZE_SHIFT))
35 #define SI476X_DIGITAL_IO_OUTPUT_FORMAT_MASK (0x7e)
38 SI476X_DAUDIO_MODE_I2S = (0x0 << 1),
39 SI476X_DAUDIO_MODE_DSP_A = (0x6 << 1),
40 SI476X_DAUDIO_MODE_DSP_B = (0x7 << 1),
41 SI476X_DAUDIO_MODE_LEFT_J = (0x8 << 1),
42 SI476X_DAUDIO_MODE_RIGHT_J = (0x9 << 1),
[all …]
H A Drt1308-sdw.h12 { 0x0000, 0x00 },
13 { 0x0001, 0x00 },
14 { 0x0002, 0x00 },
15 { 0x0003, 0x00 },
16 { 0x0004, 0x00 },
17 { 0x0005, 0x01 },
18 { 0x0020, 0x00 },
19 { 0x0022, 0x00 },
20 { 0x0023, 0x00 },
21 { 0x0024, 0x00 },
[all …]
H A Drt715-sdca-sdw.h14 { 0x201a, 0x00 },
15 { 0x201e, 0x00 },
16 { 0x2020, 0x00 },
17 { 0x2021, 0x00 },
18 { 0x2022, 0x00 },
19 { 0x2023, 0x00 },
20 { 0x2024, 0x00 },
21 { 0x2025, 0x01 },
22 { 0x2026, 0x00 },
23 { 0x2027, 0x00 },
[all …]
/openbmc/linux/drivers/media/i2c/
H A Dimx319.c14 #define IMX319_REG_MODE_SELECT 0x0100
15 #define IMX319_MODE_STANDBY 0x00
16 #define IMX319_MODE_STREAMING 0x01
19 #define IMX319_REG_CHIP_ID 0x0016
20 #define IMX319_CHIP_ID 0x0319
23 #define IMX319_REG_FLL 0x0340
24 #define IMX319_FLL_MAX 0xffff
27 #define IMX319_REG_EXPOSURE 0x0202
30 #define IMX319_EXPOSURE_DEFAULT 0x04f6
35 * | [7:0] | [15:8] |
[all …]
/openbmc/qemu/include/hw/pci/
H A Dpci_ids.h16 #define PCI_CLASS_NOT_DEFINED 0x0000
17 #define PCI_CLASS_NOT_DEFINED_VGA 0x0001
19 #define PCI_BASE_CLASS_STORAGE 0x01
20 #define PCI_CLASS_STORAGE_SCSI 0x0100
21 #define PCI_CLASS_STORAGE_IDE 0x0101
22 #define PCI_CLASS_STORAGE_FLOPPY 0x0102
23 #define PCI_CLASS_STORAGE_IPI 0x0103
24 #define PCI_CLASS_STORAGE_RAID 0x0104
25 #define PCI_CLASS_STORAGE_ATA 0x0105
26 #define PCI_CLASS_STORAGE_SATA 0x0106
[all …]
/openbmc/linux/drivers/media/radio/si4713/
H A Dsi4713.h25 #define SI4713_PRODUCT_NUMBER 0x0D
41 #define SI4713_PWUP_FUNC_TX 0x02
42 #define SI4713_PWUP_FUNC_PATCH 0x0F
43 #define SI4713_PWUP_OPMOD_ANALOG 0x50
44 #define SI4713_PWUP_OPMOD_DIGITAL 0x0F
47 #define SI4713_CMD_POWER_UP 0x01
50 #define SI4713_CMD_GET_REV 0x10
53 #define SI4713_CMD_POWER_DOWN 0x11
57 #define SI4713_CMD_SET_PROPERTY 0x12
61 #define SI4713_CMD_GET_PROPERTY 0x13
[all …]
/openbmc/u-boot/drivers/crypto/fsl/
H A Dsec.c15 * called with sec_rev == 0 if not on an E processor
27 { 0x0200, 4, 24, 0x07e, 0x01010ebf }, /* SEC 2.0 */ in fdt_fixup_crypto_node()
28 { 0x0201, 4, 24, 0x0fe, 0x012b0ebf }, /* SEC 2.1 */ in fdt_fixup_crypto_node()
29 { 0x0202, 1, 24, 0x04c, 0x0122003f }, /* SEC 2.2 */ in fdt_fixup_crypto_node()
30 { 0x0204, 4, 24, 0x07e, 0x012b0ebf }, /* SEC 2.4 */ in fdt_fixup_crypto_node()
31 { 0x0300, 4, 24, 0x9fe, 0x03ab0ebf }, /* SEC 3.0 */ in fdt_fixup_crypto_node()
32 { 0x0301, 4, 24, 0xbfe, 0x03ab0ebf }, /* SEC 3.1 */ in fdt_fixup_crypto_node()
33 { 0x0303, 4, 24, 0x97c, 0x03a30abf }, /* SEC 3.3 */ in fdt_fixup_crypto_node()
42 crypto_node = fdt_node_offset_by_compatible(blob, -1, "fsl,sec2.0"); in fdt_fixup_crypto_node()
47 if (crypto_node > 0 && !sec_rev) { in fdt_fixup_crypto_node()
[all …]
/openbmc/linux/drivers/ata/
H A Dpata_triflex.c46 { 0x80, 1, 0x01, 0x01 }, in triflex_prereset()
47 { 0x80, 1, 0x02, 0x02 } in triflex_prereset()
76 u32 timing = 0; in triflex_load_timing()
78 int channel_offset = ap->port_no ? 0x74: 0x70; in triflex_load_timing()
79 unsigned int is_slave = (adev->devno != 0); in triflex_load_timing()
88 timing = 0x0103;break; in triflex_load_timing()
90 timing = 0x0203;break; in triflex_load_timing()
92 timing = 0x0808;break; in triflex_load_timing()
96 timing = 0x0F0F;break; in triflex_load_timing()
98 timing = 0x0202;break; in triflex_load_timing()
[all …]

123456789