Home
last modified time | relevance | path

Searched defs:XCHAL_INTLEVEL3_VECTOR_VADDR (Results 1 – 20 of 20) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h314 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD0000250 macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h316 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD0000250 macro
/openbmc/qemu/target/xtensa/
H A Doverlay_tool.h555 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0 macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h399 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x5FFE059C macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h430 #define XCHAL_INTLEVEL3_VECTOR_VADDR XCHAL_NMI_VECTOR_VADDR macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h364 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD00001C0 macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h365 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD00001C0 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h363 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0xD00001C0 macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h414 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h393 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h415 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h455 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h519 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x600001C0 macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h498 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h497 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h497 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x600001C0 macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h498 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h533 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x600001C0 macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h554 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x400001C0 macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h636 #define XCHAL_INTLEVEL3_VECTOR_VADDR 0x000021C0 macro