Home
last modified time | relevance | path

Searched defs:Div (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h341 #define UTCR1_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
344 #define UTCR2_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
349 #define UTCR1_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
352 #define UTCR2_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
480 #define SDCR3_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
483 #define SDCR4_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
488 #define SDCR3_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
491 #define SDCR4_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
641 #define MCCR0_AudSmpDiv(Div) /* Audio Sampling rate Divisor */ \ argument
646 #define MCCR0_CeilAudSmpDiv(Div) /* Ceil. of AudSmpDiv [192..4064] */ \ argument
[all …]
/openbmc/u-boot/include/
H A DSA-1100.h555 #define UTCR1_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
558 #define UTCR2_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
563 #define UTCR1_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
566 #define UTCR2_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
713 #define SDCR3_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
716 #define SDCR4_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
910 #define MCCR0_AudSmpDiv(Div) /* Audio Sampling rate Divisor */ \ argument
923 #define MCCR0_TcmSmpDiv(Div) /* Telecom Sampling rate Divisor */ \ argument
950 #define MCCR0_ExtClkDiv(Div) /* External Clock Divisor [1..4] */ \ argument
1054 #define SSCR0_SerClkDiv(Div) /* Serial Clock Divisor [2..512] */ \ argument
[all …]
/openbmc/linux/drivers/media/dvb-frontends/
H A Dtda18271c2dd.c322 u8 Div; in CalcMainPLL() local
345 u8 Div; in CalcCalPLL() local
1059 u8 Div; in ChannelConfiguration() local
/openbmc/linux/drivers/video/fbdev/
H A Dpxa3xx-regs.h128 #define LCCR3_PixClkDiv(Div) (((Div) << FShft (LCCR3_PCD))) argument
/openbmc/linux/drivers/media/tuners/
H A Dmt2063.c1430 static u32 MT2063_CalcLO1Mult(u32 *Div, in MT2063_CalcLO1Mult()
1461 static u32 MT2063_CalcLO2Mult(u32 *Div, in MT2063_CalcLO2Mult()
/openbmc/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2193 #define LCCR3_PixClkDiv(Div) /* Pixel Clock Divisor */ \ argument