Searched defs:DDR (Results 1 – 12 of 12) sorted by relevance
| /openbmc/qemu/include/hw/i2c/ |
| H A D | smbus_eeprom.h | 33 enum sdram_type { SDR = 0x4, DDR = 0x7, DDR2 = 0x8 }; enumerator
|
| /openbmc/u-boot/drivers/video/ |
| H A D | bus_vcxk.c | 23 #define VCXK_INIT_PIN(PORT, PIN, DDR, I0O1) \ argument
44 #define VCXK_INIT_PIN(PORT, PIN, DDR, I0O1) \ argument
|
| /openbmc/u-boot/arch/arm/cpu/arm926ejs/spear/ |
| H A D | spr_misc.c | 19 #define DDR 1 macro
|
| /openbmc/bmcweb/redfish-core/include/generated/enums/ |
| H A D | memory.hpp | 22 DDR, enumerator
|
| H A D | processor.hpp | 72 DDR, enumerator
|
| /openbmc/u-boot/arch/arm/include/asm/ |
| H A D | omap_mmc.h | 95 #define DDR (0x1 << 19) macro
|
| /openbmc/u-boot/cmd/ |
| H A D | i2c.c | 1151 enum { unknown, EDO, SDRAM, DDR, DDR2, DDR3, DDR4 } type; in do_sdram() enumerator
|
| /openbmc/qemu/target/xtensa/ |
| H A D | cpu.h | 138 DDR = 104, enumerator
|
| /openbmc/bmcweb/redfish-core/schema/dmtf/json-schema-installed/ |
| H A D | Processor.v1_21_0.json | 1399 "DDR": "Double data rate synchronous dynamic random-access memory.", string
|
| H A D | Memory.v1_22_0.json | 1270 "DDR": "DDR.", string
|
| /openbmc/bmcweb/redfish-core/schema/dmtf/json-schema/ |
| H A D | Processor.v1_21_0.json | 1399 "DDR": "Double data rate synchronous dynamic random-access memory.", string
|
| H A D | Memory.v1_22_0.json | 1270 "DDR": "DDR.", string
|