Home
last modified time | relevance | path

Searched defs:ARCH_DMA_MINALIGN (Results 1 – 25 of 31) sorted by relevance

12

/openbmc/u-boot/arch/microblaze/include/asm/
H A Dcache.h16 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
18 #define ARCH_DMA_MINALIGN 16 macro
/openbmc/u-boot/arch/riscv/include/asm/
H A Dcache.h19 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
21 #define ARCH_DMA_MINALIGN 32 macro
/openbmc/linux/arch/mips/include/asm/mach-ip32/
H A Dkmalloc.h7 #define ARCH_DMA_MINALIGN 32 macro
9 #define ARCH_DMA_MINALIGN 128 macro
/openbmc/u-boot/arch/sandbox/include/asm/
H A Dcache.h18 #define ARCH_DMA_MINALIGN __BIGGEST_ALIGNMENT__ macro
20 #define ARCH_DMA_MINALIGN 16 macro
/openbmc/u-boot/arch/sh/include/asm/
H A Dcache.h17 #define ARCH_DMA_MINALIGN 32 macro
26 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/u-boot/arch/nds32/include/asm/
H A Dcache.h58 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
60 #define ARCH_DMA_MINALIGN 32 macro
/openbmc/linux/arch/parisc/include/asm/
H A Dcache.h24 #define ARCH_DMA_MINALIGN 128 macro
26 #define ARCH_DMA_MINALIGN 32 macro
/openbmc/u-boot/arch/nios2/include/asm/
H A Dcache.h15 #define ARCH_DMA_MINALIGN 32 macro
/openbmc/u-boot/arch/xtensa/include/asm/
H A Dcache.h10 #define ARCH_DMA_MINALIGN XCHAL_DCACHE_LINESIZE macro
/openbmc/linux/arch/mips/include/asm/mach-n64/
H A Dkmalloc.h6 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/mips/include/asm/mach-tx49xx/
H A Dkmalloc.h5 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/mips/include/asm/mach-generic/
H A Dkmalloc.h10 #define ARCH_DMA_MINALIGN 128 macro
/openbmc/linux/arch/m68k/include/asm/
H A Dcache.h12 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/csky/include/asm/
H A Dcache.h11 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/u-boot/arch/arm/include/asm/
H A Dcache.h50 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
/openbmc/u-boot/arch/mips/include/asm/
H A Dcache.h12 #define ARCH_DMA_MINALIGN (L1_CACHE_BYTES) macro
/openbmc/linux/arch/arm/include/asm/
H A Dcache.h18 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/microblaze/include/asm/
H A Dcache.h22 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/hexagon/include/asm/
H A Dcache.h15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/u-boot/arch/x86/include/asm/
H A Dcache.h17 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
/openbmc/linux/arch/riscv/include/asm/
H A Dcache.h15 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/u-boot/arch/arc/include/asm/
H A Dcache.h17 #define ARCH_DMA_MINALIGN 128 macro
/openbmc/linux/arch/nios2/include/asm/
H A Dcache.h21 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/linux/arch/xtensa/include/asm/
H A Dcache.h32 #define ARCH_DMA_MINALIGN L1_CACHE_BYTES macro
/openbmc/u-boot/arch/m68k/include/asm/
H A Dcache.h198 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE macro
200 #define ARCH_DMA_MINALIGN 16 macro

12