Revision tags: v6.6.25, v6.6.24, v6.6.23, v6.6.16, v6.6.15, v6.6.14, v6.6.13, v6.6.12, v6.6.11, v6.6.10, v6.6.9, v6.6.8, v6.6.7, v6.6.6, v6.6.5, v6.6.4, v6.6.3, v6.6.2, v6.5.11, v6.6.1, v6.5.10, v6.6, v6.5.9, v6.5.8, v6.5.7, v6.5.6, v6.5.5, v6.5.4, v6.5.3, v6.5.2 |
|
#
abedf0d4 |
| 04-Sep-2023 |
Vignesh Viswanathan <quic_viswanat@quicinc.com> |
arm64: dts: qcom: ipq9574: Fix hwlock index for SMEM
commit 5fe8508e2bc8eb4208b0434b6c1ca306c1519ade upstream.
SMEM uses lock index 3 of the TCSR Mutex hwlock for allocations in SMEM region shared
arm64: dts: qcom: ipq9574: Fix hwlock index for SMEM
commit 5fe8508e2bc8eb4208b0434b6c1ca306c1519ade upstream.
SMEM uses lock index 3 of the TCSR Mutex hwlock for allocations in SMEM region shared by the Host and FW.
Fix the SMEM hwlock index to 3 for IPQ9574.
Cc: stable@vger.kernel.org Fixes: 46384ac7a618 ("arm64: dts: qcom: ipq9574: Add SMEM support") Signed-off-by: Vignesh Viswanathan <quic_viswanat@quicinc.com> Acked-by: Konrad Dybcio <konrad.dybcio@linaro.org> Link: https://lore.kernel.org/r/20230904172516.479866-5-quic_viswanat@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
show more ...
|
Revision tags: v6.1.51, v6.5.1, v6.1.50, v6.5, v6.1.49, v6.1.48, v6.1.46, v6.1.45, v6.1.44, v6.1.43, v6.1.42, v6.1.41, v6.1.40, v6.1.39, v6.1.38, v6.1.37, v6.1.36, v6.4, v6.1.35 |
|
#
5229c1d6 |
| 15-Jun-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Use assigned-clock-rates for QUP I2C core clks
Use assigned-clock-rates property for configuring the QUP I2C core clocks to operate at nominal frequency.
Signed-off-by: D
arm64: dts: qcom: ipq9574: Use assigned-clock-rates for QUP I2C core clks
Use assigned-clock-rates property for configuring the QUP I2C core clocks to operate at nominal frequency.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Link: https://lore.kernel.org/r/20230615084841.12375-1-quic_devipriy@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
show more ...
|
#
7e1acc8b |
| 15-Jun-2023 |
Stephan Gerhold <stephan@gerhold.net> |
arm64: dts: qcom: Add rpm-proc node for GLINK gplatforms
Rather than having the RPM GLINK channels as the only child of a dummy top-level rpm-glink node, switch to representing the RPM as remoteproc
arm64: dts: qcom: Add rpm-proc node for GLINK gplatforms
Rather than having the RPM GLINK channels as the only child of a dummy top-level rpm-glink node, switch to representing the RPM as remoteproc like all the other remoteprocs (modem DSP, ...).
This allows assigning additional subdevices to it like the MPM interrupt-controller or rpm-master-stats.
Tested-by: Konrad Dybcio <konrad.dybcio@linaro.org> # SM6375 Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20230531-rpm-rproc-v3-11-a07dcdefd918@gerhold.net Signed-off-by: Bjorn Andersson <andersson@kernel.org>
show more ...
|
#
752f5858 |
| 13-Jul-2023 |
Praveenkumar I <quic_ipkumar@quicinc.com> |
arm64: dts: qcom: ipq9574: Add cpu cooling maps
Add cpu cooling maps for passive trip points. The cpu cooling device states are mapped to cpufreq based scaling frequencies.
Signed-off-by: Praveenku
arm64: dts: qcom: ipq9574: Add cpu cooling maps
Add cpu cooling maps for passive trip points. The cpu cooling device states are mapped to cpufreq based scaling frequencies.
Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com> Link: https://lore.kernel.org/r/20230713083101.971525-2-quic_ipkumar@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
show more ...
|
Revision tags: v6.1.34, v6.1.33 |
|
#
a98bfb31 |
| 09-Jun-2023 |
Varadarajan Narayanan <quic_varada@quicinc.com> |
arm64: dts: qcom: ipq9574: Add USB related nodes
Add USB phy and controller related nodes
SS PHY need two supplies and HS PHY needs three supplies. 0.925V and 3.3V are from fixed regulators and 1.8
arm64: dts: qcom: ipq9574: Add USB related nodes
Add USB phy and controller related nodes
SS PHY need two supplies and HS PHY needs three supplies. 0.925V and 3.3V are from fixed regulators and 1.8V is generated from PMIC's LDO
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> Link: https://lore.kernel.org/r/37bd667c065b6c254c7e60ab4ad3a3afbe3b0fac.1686289721.git.quic_varada@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
show more ...
|
#
581dcbe6 |
| 07-Jun-2023 |
Varadarajan Narayanan <quic_varada@quicinc.com> |
arm64: dts: qcom: ipq9574: add thermal zone nodes
This patch adds thermal zone nodes for the various sensors present in IPQ9574
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Co-develo
arm64: dts: qcom: ipq9574: add thermal zone nodes
This patch adds thermal zone nodes for the various sensors present in IPQ9574
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/404c88e9746b3f25585aef078861ec2c273232d5.1686125196.git.quic_varada@quicinc.com
show more ...
|
#
2e0580e1 |
| 07-Jun-2023 |
Varadarajan Narayanan <quic_varada@quicinc.com> |
arm64: dts: qcom: ipq9574: add tsens node
IPQ9574 has a tsens v2.3.1 peripheral which monitors temperatures around the various subsystems on the die.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linar
arm64: dts: qcom: ipq9574: add tsens node
IPQ9574 has a tsens v2.3.1 peripheral which monitors temperatures around the various subsystems on the die.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/00fa16039db78dcb919bd15444bbf86ff3a340d6.1686125196.git.quic_varada@quicinc.com
show more ...
|
Revision tags: v6.1.32, v6.1.31 |
|
#
ffadc79e |
| 26-May-2023 |
Anusha Rao <quic_anusha@quicinc.com> |
arm64: dts: qcom: ipq9574: Enable crypto nodes
Enable crypto support for ipq9574.
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Anusha Rao <quic_anusha@quicinc.co
arm64: dts: qcom: ipq9574: Enable crypto nodes
Enable crypto support for ipq9574.
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230526161129.1454-5-quic_anusha@quicinc.com
show more ...
|
#
f684391e |
| 02-Jun-2023 |
Anusha Rao <quic_anusha@quicinc.com> |
arm64: dts: qcom: ipq9574: add few more reserved memory region
In IPQ SoCs, bootloader will collect the system RAM contents upon crash for post-morterm analysis. If we don't reserve the memory regio
arm64: dts: qcom: ipq9574: add few more reserved memory region
In IPQ SoCs, bootloader will collect the system RAM contents upon crash for post-morterm analysis. If we don't reserve the memory region used by bootloader, obviously linux will consume it and upon next boot on crash, bootloader will be loaded in the same region, which will lead to loss of some data, sometimes we may miss out critical information. So lets reserve the region used by the bootloader.
Similarly SBL copies some data into the reserved region and it will be used in the crash scenario. So reserve 1MB for SBL as well.
While at it, drop the size padding in the reserved memory region, wherever applicable
Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Reviewed-by: Kathiravan T <quic_kathirav@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230602084431.19134-1-quic_anusha@quicinc.com
show more ...
|
#
05e6b82f |
| 26-May-2023 |
Kathiravan T <quic_kathirav@quicinc.com> |
arm64: dts: qcom: ipq9574: add QFPROM node
IPQ9574 has efuse region to determine the various HW quirks. Lets add the initial support and the individual fuses will be added as they are required.
Rev
arm64: dts: qcom: ipq9574: add QFPROM node
IPQ9574 has efuse region to determine the various HW quirks. Lets add the initial support and the individual fuses will be added as they are required.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230526125305.19626-5-quic_kathirav@quicinc.com
show more ...
|
Revision tags: v6.1.30 |
|
#
8f0ae6bc |
| 17-May-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Add cpufreq support
Add cpu freq nodes in the device tree to bump cpu frequency above 800MHz.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Co-developed-by: Prave
arm64: dts: qcom: ipq9574: Add cpufreq support
Add cpu freq nodes in the device tree to bump cpu frequency above 800MHz.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230517172527.1968-4-quic_devipriy@quicinc.com
show more ...
|
#
8cc864a4 |
| 17-May-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Add RPM related nodes
Add RPM Glink & RPM message RAM nodes to support frequency scaling on IPQ9574.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Co-developed-by
arm64: dts: qcom: ipq9574: Add RPM related nodes
Add RPM Glink & RPM message RAM nodes to support frequency scaling on IPQ9574.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230517172527.1968-2-quic_devipriy@quicinc.com
show more ...
|
Revision tags: v6.1.29, v6.1.28, v6.1.27, v6.1.26, v6.3, v6.1.25, v6.1.24, v6.1.23 |
|
#
84c4a652 |
| 06-Apr-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Add support for APSS clock controller
Add the APCS & A73 PLL nodes to support CPU frequency scaling.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Reviewed-by: Ko
arm64: dts: qcom: ipq9574: Add support for APSS clock controller
Add the APCS & A73 PLL nodes to support CPU frequency scaling.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230406061314.10916-5-quic_devipriy@quicinc.com
show more ...
|
#
9ef42640 |
| 17-May-2023 |
Kathiravan T <quic_kathirav@quicinc.com> |
arm64: dts: qcom: ipq9574: add few device nodes
Add QUP(SPI / I2C) peripheral, PRNG, WDOG and the remaining UART nodes. While at it, enable the SPI NOR in RDP433 board.
Signed-off-by: Kathiravan T
arm64: dts: qcom: ipq9574: add few device nodes
Add QUP(SPI / I2C) peripheral, PRNG, WDOG and the remaining UART nodes. While at it, enable the SPI NOR in RDP433 board.
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230517072806.13170-1-quic_kathirav@quicinc.com
show more ...
|
#
4fc6a939 |
| 25-Apr-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Drop bias_pll_ubi_nc_clk input
Drop unused bias_pll_ubi_nc_clk input to the clock controller.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn A
arm64: dts: qcom: ipq9574: Drop bias_pll_ubi_nc_clk input
Drop unused bias_pll_ubi_nc_clk input to the clock controller.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230425084010.15581-6-quic_devipriy@quicinc.com
show more ...
|
#
6fb45762 |
| 25-Apr-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: ipq9574: Update the size of GICC & GICV regions
Update the size of GICC and GICV regions to 8kB as the GICC_DIR & GICV_DIR registers lie in the second 4kB region. Also, add target
arm64: dts: qcom: ipq9574: Update the size of GICC & GICV regions
Update the size of GICC and GICV regions to 8kB as the GICC_DIR & GICV_DIR registers lie in the second 4kB region. Also, add target CPU encoding.
Fixes: 97cb36ff52a1 ("arm64: dts: qcom: Add ipq9574 SoC and AL02 board support") Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230425084010.15581-2-quic_devipriy@quicinc.com
show more ...
|
#
9c6e72fb |
| 16-Apr-2023 |
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> |
arm64: dts: qcom: add missing cache properties
Add required cache-level and cache-unified properties to fix warnings like:
qdu1000-idp.dtb: l3-cache: 'cache-unified' is a required property qdu1
arm64: dts: qcom: add missing cache properties
Add required cache-level and cache-unified properties to fix warnings like:
qdu1000-idp.dtb: l3-cache: 'cache-unified' is a required property qdu1000-idp.dtb: l2-cache: 'cache-level' is a required property
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230416101134.95686-3-krzysztof.kozlowski@linaro.org
show more ...
|
#
46384ac7 |
| 11-May-2023 |
Poovendhan Selvaraj <quic_poovendh@quicinc.com> |
arm64: dts: qcom: ipq9574: Add SMEM support
Add the required nodes to support SMEM
Signed-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.or
arm64: dts: qcom: ipq9574: Add SMEM support
Add the required nodes to support SMEM
Signed-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230511075814.2370-3-quic_poovendh@quicinc.com
show more ...
|
#
590db411 |
| 11-May-2023 |
Poovendhan Selvaraj <quic_poovendh@quicinc.com> |
arm64: dts: qcom: ipq9574: Enable the download mode support
Enable the support for download mode to collect the crashdumps if system crashes, to debug crashes extensively.
Signed-off-by: Poovendhan
arm64: dts: qcom: ipq9574: Enable the download mode support
Enable the support for download mode to collect the crashdumps if system crashes, to debug crashes extensively.
Signed-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230511075814.2370-2-quic_poovendh@quicinc.com
show more ...
|
Revision tags: v6.1.22, v6.1.21, v6.1.20 |
|
#
97cb36ff |
| 16-Mar-2023 |
Devi Priya <quic_devipriy@quicinc.com> |
arm64: dts: qcom: Add ipq9574 SoC and AL02 board support
Add initial device tree support for Qualcomm IPQ9574 SoC and AL02 board
Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by:
arm64: dts: qcom: Add ipq9574 SoC and AL02 board support
Add initial device tree support for Qualcomm IPQ9574 SoC and AL02 board
Co-developed-by: Anusha Rao <quic_anusha@quicinc.com> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com> Co-developed-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com> Signed-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230316072940.29137-6-quic_devipriy@quicinc.com
show more ...
|