1fea25720SGraeme Russ /* 2fea25720SGraeme Russ * (C) Copyright 2002 3*fa82f871SAlbert ARIBAUD * Daniel Engström, Omicron Ceti AB, daniel@omicron.se. 4fea25720SGraeme Russ * 5fea25720SGraeme Russ * See file CREDITS for list of people who contributed to this 6fea25720SGraeme Russ * project. 7fea25720SGraeme Russ * 8fea25720SGraeme Russ * This program is free software; you can redistribute it and/or 9fea25720SGraeme Russ * modify it under the terms of the GNU General Public License as 10fea25720SGraeme Russ * published by the Free Software Foundation; either version 2 of 11fea25720SGraeme Russ * the License, or (at your option) any later version. 12fea25720SGraeme Russ * 13fea25720SGraeme Russ * This program is distributed in the hope that it will be useful, 14fea25720SGraeme Russ * but WITHOUT ANY WARRANTY; without even the implied warranty of 15fea25720SGraeme Russ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 16fea25720SGraeme Russ * GNU General Public License for more details. 17fea25720SGraeme Russ * 18fea25720SGraeme Russ * You should have received a copy of the GNU General Public License 19fea25720SGraeme Russ * along with this program; if not, write to the Free Software 20fea25720SGraeme Russ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 21fea25720SGraeme Russ * MA 02111-1307 USA 22fea25720SGraeme Russ */ 23fea25720SGraeme Russ 24fea25720SGraeme Russ /* i8259.h i8259 PIC Registers */ 25fea25720SGraeme Russ 26fea25720SGraeme Russ #ifndef _ASMI386_I8259_H_ 27fea25720SGraeme Russ #define _ASMI386_I8959_H_ 1 28fea25720SGraeme Russ 29fea25720SGraeme Russ 30fea25720SGraeme Russ /* PIC I/O mapped registers */ 31fea25720SGraeme Russ 32fea25720SGraeme Russ #define IRR 0x0 /* Interrupt Request Register */ 33fea25720SGraeme Russ #define ISR 0x0 /* In-Service Register */ 34fea25720SGraeme Russ #define ICW1 0x0 /* Initialization Control Word 1 */ 35fea25720SGraeme Russ #define OCW2 0x0 /* Operation Control Word 2 */ 36fea25720SGraeme Russ #define OCW3 0x0 /* Operation Control Word 3 */ 37fea25720SGraeme Russ #define ICW2 0x1 /* Initialization Control Word 2 */ 38fea25720SGraeme Russ #define ICW3 0x1 /* Initialization Control Word 3 */ 39fea25720SGraeme Russ #define ICW4 0x1 /* Initialization Control Word 4 */ 40fea25720SGraeme Russ #define IMR 0x1 /* Interrupt Mask Register */ 41fea25720SGraeme Russ 42fea25720SGraeme Russ /* bits for IRR, IMR, ISR and ICW3 */ 43fea25720SGraeme Russ #define IR7 0x80 /* IR7 */ 44fea25720SGraeme Russ #define IR6 0x40 /* IR6 */ 45fea25720SGraeme Russ #define IR5 0x20 /* IR5 */ 46fea25720SGraeme Russ #define IR4 0x10 /* IR4 */ 47fea25720SGraeme Russ #define IR3 0x08 /* IR3 */ 48fea25720SGraeme Russ #define IR2 0x04 /* IR2 */ 49fea25720SGraeme Russ #define IR1 0x02 /* IR1 */ 50fea25720SGraeme Russ #define IR0 0x01 /* IR0 */ 51fea25720SGraeme Russ 52fea25720SGraeme Russ /* bits for SEOI */ 53fea25720SGraeme Russ #define SEOI_IR7 0x07 /* IR7 */ 54fea25720SGraeme Russ #define SEOI_IR6 0x06 /* IR6 */ 55fea25720SGraeme Russ #define SEOI_IR5 0x05 /* IR5 */ 56fea25720SGraeme Russ #define SEOI_IR4 0x04 /* IR4 */ 57fea25720SGraeme Russ #define SEOI_IR3 0x03 /* IR3 */ 58fea25720SGraeme Russ #define SEOI_IR2 0x02 /* IR2 */ 59fea25720SGraeme Russ #define SEOI_IR1 0x01 /* IR1 */ 60fea25720SGraeme Russ #define SEOI_IR0 0x00 /* IR0 */ 61fea25720SGraeme Russ 62fea25720SGraeme Russ /* OCW2 bits */ 63fea25720SGraeme Russ #define OCW2_RCLR 0x00 /* Rotate/clear */ 64fea25720SGraeme Russ #define OCW2_NEOI 0x20 /* Non specific EOI */ 65fea25720SGraeme Russ #define OCW2_NOP 0x40 /* NOP */ 66fea25720SGraeme Russ #define OCW2_SEOI 0x60 /* Specific EOI */ 67fea25720SGraeme Russ #define OCW2_RSET 0x80 /* Rotate/set */ 68fea25720SGraeme Russ #define OCW2_REOI 0xA0 /* Rotate on non specific EOI */ 69fea25720SGraeme Russ #define OCW2_PSET 0xC0 /* Priority Set Command */ 70fea25720SGraeme Russ #define OCW2_RSEOI 0xE0 /* Rotate on specific EOI */ 71fea25720SGraeme Russ 72fea25720SGraeme Russ /* ICW1 bits */ 73fea25720SGraeme Russ #define ICW1_SEL 0x10 /* Select ICW1 */ 74fea25720SGraeme Russ #define ICW1_LTIM 0x08 /* Level-Triggered Interrupt Mode */ 75fea25720SGraeme Russ #define ICW1_ADI 0x04 /* Address Interval */ 76fea25720SGraeme Russ #define ICW1_SNGL 0x02 /* Single PIC */ 77fea25720SGraeme Russ #define ICW1_EICW4 0x01 /* Expect initilization ICW4 */ 78fea25720SGraeme Russ 79fea25720SGraeme Russ /* ICW2 is the starting vector number */ 80fea25720SGraeme Russ 81fea25720SGraeme Russ /* ICW2 is bit-mask of present slaves for a master device, 82fea25720SGraeme Russ * or the slave ID for a slave device */ 83fea25720SGraeme Russ 84fea25720SGraeme Russ /* ICW4 bits */ 85fea25720SGraeme Russ #define ICW4_AEOI 0x02 /* Automatic EOI Mode */ 86fea25720SGraeme Russ #define ICW4_PM 0x01 /* Microprocessor Mode */ 87fea25720SGraeme Russ 88fea25720SGraeme Russ #endif 89