1fcf5ef2aSThomas Huth /* 2fcf5ef2aSThomas Huth * PowerPC emulation for qemu: main translation routines. 3fcf5ef2aSThomas Huth * 4fcf5ef2aSThomas Huth * Copyright (c) 2003-2007 Jocelyn Mayer 5fcf5ef2aSThomas Huth * Copyright (C) 2011 Freescale Semiconductor, Inc. 6fcf5ef2aSThomas Huth * 7fcf5ef2aSThomas Huth * This library is free software; you can redistribute it and/or 8fcf5ef2aSThomas Huth * modify it under the terms of the GNU Lesser General Public 9fcf5ef2aSThomas Huth * License as published by the Free Software Foundation; either 106bd039cdSChetan Pant * version 2.1 of the License, or (at your option) any later version. 11fcf5ef2aSThomas Huth * 12fcf5ef2aSThomas Huth * This library is distributed in the hope that it will be useful, 13fcf5ef2aSThomas Huth * but WITHOUT ANY WARRANTY; without even the implied warranty of 14fcf5ef2aSThomas Huth * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 15fcf5ef2aSThomas Huth * Lesser General Public License for more details. 16fcf5ef2aSThomas Huth * 17fcf5ef2aSThomas Huth * You should have received a copy of the GNU Lesser General Public 18fcf5ef2aSThomas Huth * License along with this library; if not, see <http://www.gnu.org/licenses/>. 19fcf5ef2aSThomas Huth */ 20fcf5ef2aSThomas Huth 21fcf5ef2aSThomas Huth #include "qemu/osdep.h" 22fcf5ef2aSThomas Huth #include "cpu.h" 23fcf5ef2aSThomas Huth #include "internal.h" 24fcf5ef2aSThomas Huth #include "disas/disas.h" 25fcf5ef2aSThomas Huth #include "exec/exec-all.h" 26dcb32f1dSPhilippe Mathieu-Daudé #include "tcg/tcg-op.h" 27dcb32f1dSPhilippe Mathieu-Daudé #include "tcg/tcg-op-gvec.h" 28fcf5ef2aSThomas Huth #include "qemu/host-utils.h" 29db725815SMarkus Armbruster #include "qemu/main-loop.h" 30fcf5ef2aSThomas Huth #include "exec/cpu_ldst.h" 31fcf5ef2aSThomas Huth 32fcf5ef2aSThomas Huth #include "exec/helper-proto.h" 33fcf5ef2aSThomas Huth #include "exec/helper-gen.h" 34fcf5ef2aSThomas Huth 35b6bac4bcSEmilio G. Cota #include "exec/translator.h" 36fcf5ef2aSThomas Huth #include "exec/log.h" 37f34ec0f6SRichard Henderson #include "qemu/atomic128.h" 3899e964efSFabiano Rosas #include "spr_common.h" 39fcf5ef2aSThomas Huth 403e770bf7SBruno Larsen (billionai) #include "qemu/qemu-print.h" 413e770bf7SBruno Larsen (billionai) #include "qapi/error.h" 42fcf5ef2aSThomas Huth 43fcf5ef2aSThomas Huth #define CPU_SINGLE_STEP 0x1 44fcf5ef2aSThomas Huth #define CPU_BRANCH_STEP 0x2 45fcf5ef2aSThomas Huth 46fcf5ef2aSThomas Huth /* Include definitions for instructions classes and implementations flags */ 47efe843d8SDavid Gibson /* #define PPC_DEBUG_DISAS */ 48fcf5ef2aSThomas Huth 49fcf5ef2aSThomas Huth #ifdef PPC_DEBUG_DISAS 50fcf5ef2aSThomas Huth # define LOG_DISAS(...) qemu_log_mask(CPU_LOG_TB_IN_ASM, ## __VA_ARGS__) 51fcf5ef2aSThomas Huth #else 52fcf5ef2aSThomas Huth # define LOG_DISAS(...) do { } while (0) 53fcf5ef2aSThomas Huth #endif 54fcf5ef2aSThomas Huth /*****************************************************************************/ 55fcf5ef2aSThomas Huth /* Code translation helpers */ 56fcf5ef2aSThomas Huth 57fcf5ef2aSThomas Huth /* global register indexes */ 58fcf5ef2aSThomas Huth static char cpu_reg_names[10 * 3 + 22 * 4 /* GPR */ 59fcf5ef2aSThomas Huth + 10 * 4 + 22 * 5 /* SPE GPRh */ 60fcf5ef2aSThomas Huth + 8 * 5 /* CRF */]; 61fcf5ef2aSThomas Huth static TCGv cpu_gpr[32]; 62fcf5ef2aSThomas Huth static TCGv cpu_gprh[32]; 63fcf5ef2aSThomas Huth static TCGv_i32 cpu_crf[8]; 64fcf5ef2aSThomas Huth static TCGv cpu_nip; 65fcf5ef2aSThomas Huth static TCGv cpu_msr; 66fcf5ef2aSThomas Huth static TCGv cpu_ctr; 67fcf5ef2aSThomas Huth static TCGv cpu_lr; 68fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 69fcf5ef2aSThomas Huth static TCGv cpu_cfar; 70fcf5ef2aSThomas Huth #endif 71dd09c361SNikunj A Dadhania static TCGv cpu_xer, cpu_so, cpu_ov, cpu_ca, cpu_ov32, cpu_ca32; 72fcf5ef2aSThomas Huth static TCGv cpu_reserve; 73253ce7b2SNikunj A Dadhania static TCGv cpu_reserve_val; 74fcf5ef2aSThomas Huth static TCGv cpu_fpscr; 75fcf5ef2aSThomas Huth static TCGv_i32 cpu_access_type; 76fcf5ef2aSThomas Huth 77fcf5ef2aSThomas Huth #include "exec/gen-icount.h" 78fcf5ef2aSThomas Huth 79fcf5ef2aSThomas Huth void ppc_translate_init(void) 80fcf5ef2aSThomas Huth { 81fcf5ef2aSThomas Huth int i; 82fcf5ef2aSThomas Huth char *p; 83fcf5ef2aSThomas Huth size_t cpu_reg_names_size; 84fcf5ef2aSThomas Huth 85fcf5ef2aSThomas Huth p = cpu_reg_names; 86fcf5ef2aSThomas Huth cpu_reg_names_size = sizeof(cpu_reg_names); 87fcf5ef2aSThomas Huth 88fcf5ef2aSThomas Huth for (i = 0; i < 8; i++) { 89fcf5ef2aSThomas Huth snprintf(p, cpu_reg_names_size, "crf%d", i); 90fcf5ef2aSThomas Huth cpu_crf[i] = tcg_global_mem_new_i32(cpu_env, 91fcf5ef2aSThomas Huth offsetof(CPUPPCState, crf[i]), p); 92fcf5ef2aSThomas Huth p += 5; 93fcf5ef2aSThomas Huth cpu_reg_names_size -= 5; 94fcf5ef2aSThomas Huth } 95fcf5ef2aSThomas Huth 96fcf5ef2aSThomas Huth for (i = 0; i < 32; i++) { 97fcf5ef2aSThomas Huth snprintf(p, cpu_reg_names_size, "r%d", i); 98fcf5ef2aSThomas Huth cpu_gpr[i] = tcg_global_mem_new(cpu_env, 99fcf5ef2aSThomas Huth offsetof(CPUPPCState, gpr[i]), p); 100fcf5ef2aSThomas Huth p += (i < 10) ? 3 : 4; 101fcf5ef2aSThomas Huth cpu_reg_names_size -= (i < 10) ? 3 : 4; 102fcf5ef2aSThomas Huth snprintf(p, cpu_reg_names_size, "r%dH", i); 103fcf5ef2aSThomas Huth cpu_gprh[i] = tcg_global_mem_new(cpu_env, 104fcf5ef2aSThomas Huth offsetof(CPUPPCState, gprh[i]), p); 105fcf5ef2aSThomas Huth p += (i < 10) ? 4 : 5; 106fcf5ef2aSThomas Huth cpu_reg_names_size -= (i < 10) ? 4 : 5; 107fcf5ef2aSThomas Huth } 108fcf5ef2aSThomas Huth 109fcf5ef2aSThomas Huth cpu_nip = tcg_global_mem_new(cpu_env, 110fcf5ef2aSThomas Huth offsetof(CPUPPCState, nip), "nip"); 111fcf5ef2aSThomas Huth 112fcf5ef2aSThomas Huth cpu_msr = tcg_global_mem_new(cpu_env, 113fcf5ef2aSThomas Huth offsetof(CPUPPCState, msr), "msr"); 114fcf5ef2aSThomas Huth 115fcf5ef2aSThomas Huth cpu_ctr = tcg_global_mem_new(cpu_env, 116fcf5ef2aSThomas Huth offsetof(CPUPPCState, ctr), "ctr"); 117fcf5ef2aSThomas Huth 118fcf5ef2aSThomas Huth cpu_lr = tcg_global_mem_new(cpu_env, 119fcf5ef2aSThomas Huth offsetof(CPUPPCState, lr), "lr"); 120fcf5ef2aSThomas Huth 121fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 122fcf5ef2aSThomas Huth cpu_cfar = tcg_global_mem_new(cpu_env, 123fcf5ef2aSThomas Huth offsetof(CPUPPCState, cfar), "cfar"); 124fcf5ef2aSThomas Huth #endif 125fcf5ef2aSThomas Huth 126fcf5ef2aSThomas Huth cpu_xer = tcg_global_mem_new(cpu_env, 127fcf5ef2aSThomas Huth offsetof(CPUPPCState, xer), "xer"); 128fcf5ef2aSThomas Huth cpu_so = tcg_global_mem_new(cpu_env, 129fcf5ef2aSThomas Huth offsetof(CPUPPCState, so), "SO"); 130fcf5ef2aSThomas Huth cpu_ov = tcg_global_mem_new(cpu_env, 131fcf5ef2aSThomas Huth offsetof(CPUPPCState, ov), "OV"); 132fcf5ef2aSThomas Huth cpu_ca = tcg_global_mem_new(cpu_env, 133fcf5ef2aSThomas Huth offsetof(CPUPPCState, ca), "CA"); 134dd09c361SNikunj A Dadhania cpu_ov32 = tcg_global_mem_new(cpu_env, 135dd09c361SNikunj A Dadhania offsetof(CPUPPCState, ov32), "OV32"); 136dd09c361SNikunj A Dadhania cpu_ca32 = tcg_global_mem_new(cpu_env, 137dd09c361SNikunj A Dadhania offsetof(CPUPPCState, ca32), "CA32"); 138fcf5ef2aSThomas Huth 139fcf5ef2aSThomas Huth cpu_reserve = tcg_global_mem_new(cpu_env, 140fcf5ef2aSThomas Huth offsetof(CPUPPCState, reserve_addr), 141fcf5ef2aSThomas Huth "reserve_addr"); 142253ce7b2SNikunj A Dadhania cpu_reserve_val = tcg_global_mem_new(cpu_env, 143253ce7b2SNikunj A Dadhania offsetof(CPUPPCState, reserve_val), 144253ce7b2SNikunj A Dadhania "reserve_val"); 145fcf5ef2aSThomas Huth 146fcf5ef2aSThomas Huth cpu_fpscr = tcg_global_mem_new(cpu_env, 147fcf5ef2aSThomas Huth offsetof(CPUPPCState, fpscr), "fpscr"); 148fcf5ef2aSThomas Huth 149fcf5ef2aSThomas Huth cpu_access_type = tcg_global_mem_new_i32(cpu_env, 150efe843d8SDavid Gibson offsetof(CPUPPCState, access_type), 151efe843d8SDavid Gibson "access_type"); 152fcf5ef2aSThomas Huth } 153fcf5ef2aSThomas Huth 154fcf5ef2aSThomas Huth /* internal defines */ 155fcf5ef2aSThomas Huth struct DisasContext { 156b6bac4bcSEmilio G. Cota DisasContextBase base; 1572c2bcb1bSRichard Henderson target_ulong cia; /* current instruction address */ 158fcf5ef2aSThomas Huth uint32_t opcode; 159fcf5ef2aSThomas Huth /* Routine used to access memory */ 160fcf5ef2aSThomas Huth bool pr, hv, dr, le_mode; 161fcf5ef2aSThomas Huth bool lazy_tlb_flush; 162fcf5ef2aSThomas Huth bool need_access_type; 163fcf5ef2aSThomas Huth int mem_idx; 164fcf5ef2aSThomas Huth int access_type; 165fcf5ef2aSThomas Huth /* Translation flags */ 16614776ab5STony Nguyen MemOp default_tcg_memop_mask; 167fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 168fcf5ef2aSThomas Huth bool sf_mode; 169fcf5ef2aSThomas Huth bool has_cfar; 170fcf5ef2aSThomas Huth #endif 171fcf5ef2aSThomas Huth bool fpu_enabled; 172fcf5ef2aSThomas Huth bool altivec_enabled; 173fcf5ef2aSThomas Huth bool vsx_enabled; 174fcf5ef2aSThomas Huth bool spe_enabled; 175fcf5ef2aSThomas Huth bool tm_enabled; 176c6fd28fdSSuraj Jitindar Singh bool gtse; 1771db3632aSMatheus Ferst bool hr; 178f7460df2SDaniel Henrique Barboza bool mmcr0_pmcc0; 179f7460df2SDaniel Henrique Barboza bool mmcr0_pmcc1; 18046d396bdSDaniel Henrique Barboza bool pmu_insn_cnt; 181fcf5ef2aSThomas Huth ppc_spr_t *spr_cb; /* Needed to check rights for mfspr/mtspr */ 182fcf5ef2aSThomas Huth int singlestep_enabled; 1830e3bf489SRoman Kapl uint32_t flags; 184fcf5ef2aSThomas Huth uint64_t insns_flags; 185fcf5ef2aSThomas Huth uint64_t insns_flags2; 186fcf5ef2aSThomas Huth }; 187fcf5ef2aSThomas Huth 188a9b5b3d0SRichard Henderson #define DISAS_EXIT DISAS_TARGET_0 /* exit to main loop, pc updated */ 189a9b5b3d0SRichard Henderson #define DISAS_EXIT_UPDATE DISAS_TARGET_1 /* exit to main loop, pc stale */ 190a9b5b3d0SRichard Henderson #define DISAS_CHAIN DISAS_TARGET_2 /* lookup next tb, pc updated */ 191a9b5b3d0SRichard Henderson #define DISAS_CHAIN_UPDATE DISAS_TARGET_3 /* lookup next tb, pc stale */ 192a9b5b3d0SRichard Henderson 193fcf5ef2aSThomas Huth /* Return true iff byteswap is needed in a scalar memop */ 194fcf5ef2aSThomas Huth static inline bool need_byteswap(const DisasContext *ctx) 195fcf5ef2aSThomas Huth { 196fcf5ef2aSThomas Huth #if defined(TARGET_WORDS_BIGENDIAN) 197fcf5ef2aSThomas Huth return ctx->le_mode; 198fcf5ef2aSThomas Huth #else 199fcf5ef2aSThomas Huth return !ctx->le_mode; 200fcf5ef2aSThomas Huth #endif 201fcf5ef2aSThomas Huth } 202fcf5ef2aSThomas Huth 203fcf5ef2aSThomas Huth /* True when active word size < size of target_long. */ 204fcf5ef2aSThomas Huth #ifdef TARGET_PPC64 205fcf5ef2aSThomas Huth # define NARROW_MODE(C) (!(C)->sf_mode) 206fcf5ef2aSThomas Huth #else 207fcf5ef2aSThomas Huth # define NARROW_MODE(C) 0 208fcf5ef2aSThomas Huth #endif 209fcf5ef2aSThomas Huth 210fcf5ef2aSThomas Huth struct opc_handler_t { 211fcf5ef2aSThomas Huth /* invalid bits for instruction 1 (Rc(opcode) == 0) */ 212fcf5ef2aSThomas Huth uint32_t inval1; 213fcf5ef2aSThomas Huth /* invalid bits for instruction 2 (Rc(opcode) == 1) */ 214fcf5ef2aSThomas Huth uint32_t inval2; 215fcf5ef2aSThomas Huth /* instruction type */ 216fcf5ef2aSThomas Huth uint64_t type; 217fcf5ef2aSThomas Huth /* extended instruction type */ 218fcf5ef2aSThomas Huth uint64_t type2; 219fcf5ef2aSThomas Huth /* handler */ 220fcf5ef2aSThomas Huth void (*handler)(DisasContext *ctx); 221fcf5ef2aSThomas Huth }; 222fcf5ef2aSThomas Huth 2230e3bf489SRoman Kapl /* SPR load/store helpers */ 2240e3bf489SRoman Kapl static inline void gen_load_spr(TCGv t, int reg) 2250e3bf489SRoman Kapl { 2260e3bf489SRoman Kapl tcg_gen_ld_tl(t, cpu_env, offsetof(CPUPPCState, spr[reg])); 2270e3bf489SRoman Kapl } 2280e3bf489SRoman Kapl 2290e3bf489SRoman Kapl static inline void gen_store_spr(int reg, TCGv t) 2300e3bf489SRoman Kapl { 2310e3bf489SRoman Kapl tcg_gen_st_tl(t, cpu_env, offsetof(CPUPPCState, spr[reg])); 2320e3bf489SRoman Kapl } 2330e3bf489SRoman Kapl 234fcf5ef2aSThomas Huth static inline void gen_set_access_type(DisasContext *ctx, int access_type) 235fcf5ef2aSThomas Huth { 236fcf5ef2aSThomas Huth if (ctx->need_access_type && ctx->access_type != access_type) { 237fcf5ef2aSThomas Huth tcg_gen_movi_i32(cpu_access_type, access_type); 238fcf5ef2aSThomas Huth ctx->access_type = access_type; 239fcf5ef2aSThomas Huth } 240fcf5ef2aSThomas Huth } 241fcf5ef2aSThomas Huth 242fcf5ef2aSThomas Huth static inline void gen_update_nip(DisasContext *ctx, target_ulong nip) 243fcf5ef2aSThomas Huth { 244fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 245fcf5ef2aSThomas Huth nip = (uint32_t)nip; 246fcf5ef2aSThomas Huth } 247fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_nip, nip); 248fcf5ef2aSThomas Huth } 249fcf5ef2aSThomas Huth 250fcf5ef2aSThomas Huth static void gen_exception_err(DisasContext *ctx, uint32_t excp, uint32_t error) 251fcf5ef2aSThomas Huth { 252fcf5ef2aSThomas Huth TCGv_i32 t0, t1; 253fcf5ef2aSThomas Huth 254efe843d8SDavid Gibson /* 255efe843d8SDavid Gibson * These are all synchronous exceptions, we set the PC back to the 256efe843d8SDavid Gibson * faulting instruction 257fcf5ef2aSThomas Huth */ 2582c2bcb1bSRichard Henderson gen_update_nip(ctx, ctx->cia); 259fcf5ef2aSThomas Huth t0 = tcg_const_i32(excp); 260fcf5ef2aSThomas Huth t1 = tcg_const_i32(error); 261fcf5ef2aSThomas Huth gen_helper_raise_exception_err(cpu_env, t0, t1); 262fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 263fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 2643d8a5b69SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 265fcf5ef2aSThomas Huth } 266fcf5ef2aSThomas Huth 267fcf5ef2aSThomas Huth static void gen_exception(DisasContext *ctx, uint32_t excp) 268fcf5ef2aSThomas Huth { 269fcf5ef2aSThomas Huth TCGv_i32 t0; 270fcf5ef2aSThomas Huth 271efe843d8SDavid Gibson /* 272efe843d8SDavid Gibson * These are all synchronous exceptions, we set the PC back to the 273efe843d8SDavid Gibson * faulting instruction 274fcf5ef2aSThomas Huth */ 2752c2bcb1bSRichard Henderson gen_update_nip(ctx, ctx->cia); 276fcf5ef2aSThomas Huth t0 = tcg_const_i32(excp); 277fcf5ef2aSThomas Huth gen_helper_raise_exception(cpu_env, t0); 278fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2793d8a5b69SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 280fcf5ef2aSThomas Huth } 281fcf5ef2aSThomas Huth 282fcf5ef2aSThomas Huth static void gen_exception_nip(DisasContext *ctx, uint32_t excp, 283fcf5ef2aSThomas Huth target_ulong nip) 284fcf5ef2aSThomas Huth { 285fcf5ef2aSThomas Huth TCGv_i32 t0; 286fcf5ef2aSThomas Huth 287fcf5ef2aSThomas Huth gen_update_nip(ctx, nip); 288fcf5ef2aSThomas Huth t0 = tcg_const_i32(excp); 289fcf5ef2aSThomas Huth gen_helper_raise_exception(cpu_env, t0); 290fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2913d8a5b69SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 292fcf5ef2aSThomas Huth } 293fcf5ef2aSThomas Huth 294f5b6daacSRichard Henderson static void gen_icount_io_start(DisasContext *ctx) 295f5b6daacSRichard Henderson { 296f5b6daacSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { 297f5b6daacSRichard Henderson gen_io_start(); 298f5b6daacSRichard Henderson /* 299f5b6daacSRichard Henderson * An I/O instruction must be last in the TB. 300f5b6daacSRichard Henderson * Chain to the next TB, and let the code from gen_tb_start 301f5b6daacSRichard Henderson * decide if we need to return to the main loop. 302f5b6daacSRichard Henderson * Doing this first also allows this value to be overridden. 303f5b6daacSRichard Henderson */ 304f5b6daacSRichard Henderson ctx->base.is_jmp = DISAS_TOO_MANY; 305f5b6daacSRichard Henderson } 306f5b6daacSRichard Henderson } 307f5b6daacSRichard Henderson 308e150ac89SRoman Kapl /* 309e150ac89SRoman Kapl * Tells the caller what is the appropriate exception to generate and prepares 310e150ac89SRoman Kapl * SPR registers for this exception. 311e150ac89SRoman Kapl * 312e150ac89SRoman Kapl * The exception can be either POWERPC_EXCP_TRACE (on most PowerPCs) or 313e150ac89SRoman Kapl * POWERPC_EXCP_DEBUG (on BookE). 3140e3bf489SRoman Kapl */ 315e150ac89SRoman Kapl static uint32_t gen_prep_dbgex(DisasContext *ctx) 3160e3bf489SRoman Kapl { 3170e3bf489SRoman Kapl if (ctx->flags & POWERPC_FLAG_DE) { 3180e3bf489SRoman Kapl target_ulong dbsr = 0; 319e150ac89SRoman Kapl if (ctx->singlestep_enabled & CPU_SINGLE_STEP) { 3200e3bf489SRoman Kapl dbsr = DBCR0_ICMP; 321e150ac89SRoman Kapl } else { 322e150ac89SRoman Kapl /* Must have been branch */ 3230e3bf489SRoman Kapl dbsr = DBCR0_BRT; 3240e3bf489SRoman Kapl } 3250e3bf489SRoman Kapl TCGv t0 = tcg_temp_new(); 3260e3bf489SRoman Kapl gen_load_spr(t0, SPR_BOOKE_DBSR); 3270e3bf489SRoman Kapl tcg_gen_ori_tl(t0, t0, dbsr); 3280e3bf489SRoman Kapl gen_store_spr(SPR_BOOKE_DBSR, t0); 3290e3bf489SRoman Kapl tcg_temp_free(t0); 3300e3bf489SRoman Kapl return POWERPC_EXCP_DEBUG; 3310e3bf489SRoman Kapl } else { 332e150ac89SRoman Kapl return POWERPC_EXCP_TRACE; 3330e3bf489SRoman Kapl } 3340e3bf489SRoman Kapl } 3350e3bf489SRoman Kapl 336fcf5ef2aSThomas Huth static void gen_debug_exception(DisasContext *ctx) 337fcf5ef2aSThomas Huth { 3389498d103SRichard Henderson gen_helper_raise_exception(cpu_env, tcg_constant_i32(gen_prep_dbgex(ctx))); 3393d8a5b69SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 340fcf5ef2aSThomas Huth } 341fcf5ef2aSThomas Huth 342fcf5ef2aSThomas Huth static inline void gen_inval_exception(DisasContext *ctx, uint32_t error) 343fcf5ef2aSThomas Huth { 344fcf5ef2aSThomas Huth /* Will be converted to program check if needed */ 345fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_HV_EMU, POWERPC_EXCP_INVAL | error); 346fcf5ef2aSThomas Huth } 347fcf5ef2aSThomas Huth 348fcf5ef2aSThomas Huth static inline void gen_priv_exception(DisasContext *ctx, uint32_t error) 349fcf5ef2aSThomas Huth { 350fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_PROGRAM, POWERPC_EXCP_PRIV | error); 351fcf5ef2aSThomas Huth } 352fcf5ef2aSThomas Huth 353fcf5ef2aSThomas Huth static inline void gen_hvpriv_exception(DisasContext *ctx, uint32_t error) 354fcf5ef2aSThomas Huth { 355fcf5ef2aSThomas Huth /* Will be converted to program check if needed */ 356fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_HV_EMU, POWERPC_EXCP_PRIV | error); 357fcf5ef2aSThomas Huth } 358fcf5ef2aSThomas Huth 35937f219c8SBruno Larsen (billionai) /*****************************************************************************/ 36037f219c8SBruno Larsen (billionai) /* SPR READ/WRITE CALLBACKS */ 36137f219c8SBruno Larsen (billionai) 362a829cec3SBruno Larsen (billionai) void spr_noaccess(DisasContext *ctx, int gprn, int sprn) 36337f219c8SBruno Larsen (billionai) { 36437f219c8SBruno Larsen (billionai) #if 0 36537f219c8SBruno Larsen (billionai) sprn = ((sprn >> 5) & 0x1F) | ((sprn & 0x1F) << 5); 36637f219c8SBruno Larsen (billionai) printf("ERROR: try to access SPR %d !\n", sprn); 36737f219c8SBruno Larsen (billionai) #endif 36837f219c8SBruno Larsen (billionai) } 36937f219c8SBruno Larsen (billionai) 37037f219c8SBruno Larsen (billionai) /* #define PPC_DUMP_SPR_ACCESSES */ 37137f219c8SBruno Larsen (billionai) 37237f219c8SBruno Larsen (billionai) /* 37337f219c8SBruno Larsen (billionai) * Generic callbacks: 37437f219c8SBruno Larsen (billionai) * do nothing but store/retrieve spr value 37537f219c8SBruno Larsen (billionai) */ 37637f219c8SBruno Larsen (billionai) static void spr_load_dump_spr(int sprn) 37737f219c8SBruno Larsen (billionai) { 37837f219c8SBruno Larsen (billionai) #ifdef PPC_DUMP_SPR_ACCESSES 37937f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(sprn); 38037f219c8SBruno Larsen (billionai) gen_helper_load_dump_spr(cpu_env, t0); 38137f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 38237f219c8SBruno Larsen (billionai) #endif 38337f219c8SBruno Larsen (billionai) } 38437f219c8SBruno Larsen (billionai) 385a829cec3SBruno Larsen (billionai) void spr_read_generic(DisasContext *ctx, int gprn, int sprn) 38637f219c8SBruno Larsen (billionai) { 38737f219c8SBruno Larsen (billionai) gen_load_spr(cpu_gpr[gprn], sprn); 38837f219c8SBruno Larsen (billionai) spr_load_dump_spr(sprn); 38937f219c8SBruno Larsen (billionai) } 39037f219c8SBruno Larsen (billionai) 39137f219c8SBruno Larsen (billionai) static void spr_store_dump_spr(int sprn) 39237f219c8SBruno Larsen (billionai) { 39337f219c8SBruno Larsen (billionai) #ifdef PPC_DUMP_SPR_ACCESSES 39437f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(sprn); 39537f219c8SBruno Larsen (billionai) gen_helper_store_dump_spr(cpu_env, t0); 39637f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 39737f219c8SBruno Larsen (billionai) #endif 39837f219c8SBruno Larsen (billionai) } 39937f219c8SBruno Larsen (billionai) 400a829cec3SBruno Larsen (billionai) void spr_write_generic(DisasContext *ctx, int sprn, int gprn) 40137f219c8SBruno Larsen (billionai) { 40237f219c8SBruno Larsen (billionai) gen_store_spr(sprn, cpu_gpr[gprn]); 40337f219c8SBruno Larsen (billionai) spr_store_dump_spr(sprn); 40437f219c8SBruno Larsen (billionai) } 40537f219c8SBruno Larsen (billionai) 4067aeac354SDaniel Henrique Barboza void spr_write_CTRL(DisasContext *ctx, int sprn, int gprn) 4077aeac354SDaniel Henrique Barboza { 4087aeac354SDaniel Henrique Barboza spr_write_generic(ctx, sprn, gprn); 4097aeac354SDaniel Henrique Barboza 4107aeac354SDaniel Henrique Barboza /* 4117aeac354SDaniel Henrique Barboza * SPR_CTRL writes must force a new translation block, 4127aeac354SDaniel Henrique Barboza * allowing the PMU to calculate the run latch events with 4137aeac354SDaniel Henrique Barboza * more accuracy. 4147aeac354SDaniel Henrique Barboza */ 4157aeac354SDaniel Henrique Barboza ctx->base.is_jmp = DISAS_EXIT_UPDATE; 4167aeac354SDaniel Henrique Barboza } 4177aeac354SDaniel Henrique Barboza 41837f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 419a829cec3SBruno Larsen (billionai) void spr_write_generic32(DisasContext *ctx, int sprn, int gprn) 42037f219c8SBruno Larsen (billionai) { 42137f219c8SBruno Larsen (billionai) #ifdef TARGET_PPC64 42237f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 42337f219c8SBruno Larsen (billionai) tcg_gen_ext32u_tl(t0, cpu_gpr[gprn]); 42437f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 42537f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 42637f219c8SBruno Larsen (billionai) spr_store_dump_spr(sprn); 42737f219c8SBruno Larsen (billionai) #else 42837f219c8SBruno Larsen (billionai) spr_write_generic(ctx, sprn, gprn); 42937f219c8SBruno Larsen (billionai) #endif 43037f219c8SBruno Larsen (billionai) } 43137f219c8SBruno Larsen (billionai) 432a829cec3SBruno Larsen (billionai) void spr_write_clear(DisasContext *ctx, int sprn, int gprn) 43337f219c8SBruno Larsen (billionai) { 43437f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 43537f219c8SBruno Larsen (billionai) TCGv t1 = tcg_temp_new(); 43637f219c8SBruno Larsen (billionai) gen_load_spr(t0, sprn); 43737f219c8SBruno Larsen (billionai) tcg_gen_neg_tl(t1, cpu_gpr[gprn]); 43837f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t0, t0, t1); 43937f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 44037f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 44137f219c8SBruno Larsen (billionai) tcg_temp_free(t1); 44237f219c8SBruno Larsen (billionai) } 44337f219c8SBruno Larsen (billionai) 444a829cec3SBruno Larsen (billionai) void spr_access_nop(DisasContext *ctx, int sprn, int gprn) 44537f219c8SBruno Larsen (billionai) { 44637f219c8SBruno Larsen (billionai) } 44737f219c8SBruno Larsen (billionai) 44837f219c8SBruno Larsen (billionai) #endif 44937f219c8SBruno Larsen (billionai) 45037f219c8SBruno Larsen (billionai) /* SPR common to all PowerPC */ 45137f219c8SBruno Larsen (billionai) /* XER */ 452a829cec3SBruno Larsen (billionai) void spr_read_xer(DisasContext *ctx, int gprn, int sprn) 45337f219c8SBruno Larsen (billionai) { 45437f219c8SBruno Larsen (billionai) TCGv dst = cpu_gpr[gprn]; 45537f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 45637f219c8SBruno Larsen (billionai) TCGv t1 = tcg_temp_new(); 45737f219c8SBruno Larsen (billionai) TCGv t2 = tcg_temp_new(); 45837f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(dst, cpu_xer); 45937f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(t0, cpu_so, XER_SO); 46037f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(t1, cpu_ov, XER_OV); 46137f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(t2, cpu_ca, XER_CA); 46237f219c8SBruno Larsen (billionai) tcg_gen_or_tl(t0, t0, t1); 46337f219c8SBruno Larsen (billionai) tcg_gen_or_tl(dst, dst, t2); 46437f219c8SBruno Larsen (billionai) tcg_gen_or_tl(dst, dst, t0); 46537f219c8SBruno Larsen (billionai) if (is_isa300(ctx)) { 46637f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(t0, cpu_ov32, XER_OV32); 46737f219c8SBruno Larsen (billionai) tcg_gen_or_tl(dst, dst, t0); 46837f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(t0, cpu_ca32, XER_CA32); 46937f219c8SBruno Larsen (billionai) tcg_gen_or_tl(dst, dst, t0); 47037f219c8SBruno Larsen (billionai) } 47137f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 47237f219c8SBruno Larsen (billionai) tcg_temp_free(t1); 47337f219c8SBruno Larsen (billionai) tcg_temp_free(t2); 47437f219c8SBruno Larsen (billionai) } 47537f219c8SBruno Larsen (billionai) 476a829cec3SBruno Larsen (billionai) void spr_write_xer(DisasContext *ctx, int sprn, int gprn) 47737f219c8SBruno Larsen (billionai) { 47837f219c8SBruno Larsen (billionai) TCGv src = cpu_gpr[gprn]; 47937f219c8SBruno Larsen (billionai) /* Write all flags, while reading back check for isa300 */ 48037f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(cpu_xer, src, 48137f219c8SBruno Larsen (billionai) ~((1u << XER_SO) | 48237f219c8SBruno Larsen (billionai) (1u << XER_OV) | (1u << XER_OV32) | 48337f219c8SBruno Larsen (billionai) (1u << XER_CA) | (1u << XER_CA32))); 48437f219c8SBruno Larsen (billionai) tcg_gen_extract_tl(cpu_ov32, src, XER_OV32, 1); 48537f219c8SBruno Larsen (billionai) tcg_gen_extract_tl(cpu_ca32, src, XER_CA32, 1); 48637f219c8SBruno Larsen (billionai) tcg_gen_extract_tl(cpu_so, src, XER_SO, 1); 48737f219c8SBruno Larsen (billionai) tcg_gen_extract_tl(cpu_ov, src, XER_OV, 1); 48837f219c8SBruno Larsen (billionai) tcg_gen_extract_tl(cpu_ca, src, XER_CA, 1); 48937f219c8SBruno Larsen (billionai) } 49037f219c8SBruno Larsen (billionai) 49137f219c8SBruno Larsen (billionai) /* LR */ 492a829cec3SBruno Larsen (billionai) void spr_read_lr(DisasContext *ctx, int gprn, int sprn) 49337f219c8SBruno Larsen (billionai) { 49437f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_gpr[gprn], cpu_lr); 49537f219c8SBruno Larsen (billionai) } 49637f219c8SBruno Larsen (billionai) 497a829cec3SBruno Larsen (billionai) void spr_write_lr(DisasContext *ctx, int sprn, int gprn) 49837f219c8SBruno Larsen (billionai) { 49937f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_lr, cpu_gpr[gprn]); 50037f219c8SBruno Larsen (billionai) } 50137f219c8SBruno Larsen (billionai) 50237f219c8SBruno Larsen (billionai) /* CFAR */ 50337f219c8SBruno Larsen (billionai) #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) 504a829cec3SBruno Larsen (billionai) void spr_read_cfar(DisasContext *ctx, int gprn, int sprn) 50537f219c8SBruno Larsen (billionai) { 50637f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_gpr[gprn], cpu_cfar); 50737f219c8SBruno Larsen (billionai) } 50837f219c8SBruno Larsen (billionai) 509a829cec3SBruno Larsen (billionai) void spr_write_cfar(DisasContext *ctx, int sprn, int gprn) 51037f219c8SBruno Larsen (billionai) { 51137f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_cfar, cpu_gpr[gprn]); 51237f219c8SBruno Larsen (billionai) } 51337f219c8SBruno Larsen (billionai) #endif /* defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) */ 51437f219c8SBruno Larsen (billionai) 51537f219c8SBruno Larsen (billionai) /* CTR */ 516a829cec3SBruno Larsen (billionai) void spr_read_ctr(DisasContext *ctx, int gprn, int sprn) 51737f219c8SBruno Larsen (billionai) { 51837f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_gpr[gprn], cpu_ctr); 51937f219c8SBruno Larsen (billionai) } 52037f219c8SBruno Larsen (billionai) 521a829cec3SBruno Larsen (billionai) void spr_write_ctr(DisasContext *ctx, int sprn, int gprn) 52237f219c8SBruno Larsen (billionai) { 52337f219c8SBruno Larsen (billionai) tcg_gen_mov_tl(cpu_ctr, cpu_gpr[gprn]); 52437f219c8SBruno Larsen (billionai) } 52537f219c8SBruno Larsen (billionai) 52637f219c8SBruno Larsen (billionai) /* User read access to SPR */ 52737f219c8SBruno Larsen (billionai) /* USPRx */ 52837f219c8SBruno Larsen (billionai) /* UMMCRx */ 52937f219c8SBruno Larsen (billionai) /* UPMCx */ 53037f219c8SBruno Larsen (billionai) /* USIA */ 53137f219c8SBruno Larsen (billionai) /* UDECR */ 532a829cec3SBruno Larsen (billionai) void spr_read_ureg(DisasContext *ctx, int gprn, int sprn) 53337f219c8SBruno Larsen (billionai) { 53437f219c8SBruno Larsen (billionai) gen_load_spr(cpu_gpr[gprn], sprn + 0x10); 53537f219c8SBruno Larsen (billionai) } 53637f219c8SBruno Larsen (billionai) 53737f219c8SBruno Larsen (billionai) #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) 538a829cec3SBruno Larsen (billionai) void spr_write_ureg(DisasContext *ctx, int sprn, int gprn) 53937f219c8SBruno Larsen (billionai) { 54037f219c8SBruno Larsen (billionai) gen_store_spr(sprn + 0x10, cpu_gpr[gprn]); 54137f219c8SBruno Larsen (billionai) } 54237f219c8SBruno Larsen (billionai) #endif 54337f219c8SBruno Larsen (billionai) 54437f219c8SBruno Larsen (billionai) /* SPR common to all non-embedded PowerPC */ 54537f219c8SBruno Larsen (billionai) /* DECR */ 54637f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 547a829cec3SBruno Larsen (billionai) void spr_read_decr(DisasContext *ctx, int gprn, int sprn) 54837f219c8SBruno Larsen (billionai) { 549f5b6daacSRichard Henderson gen_icount_io_start(ctx); 55037f219c8SBruno Larsen (billionai) gen_helper_load_decr(cpu_gpr[gprn], cpu_env); 55137f219c8SBruno Larsen (billionai) } 55237f219c8SBruno Larsen (billionai) 553a829cec3SBruno Larsen (billionai) void spr_write_decr(DisasContext *ctx, int sprn, int gprn) 55437f219c8SBruno Larsen (billionai) { 555f5b6daacSRichard Henderson gen_icount_io_start(ctx); 55637f219c8SBruno Larsen (billionai) gen_helper_store_decr(cpu_env, cpu_gpr[gprn]); 55737f219c8SBruno Larsen (billionai) } 55837f219c8SBruno Larsen (billionai) #endif 55937f219c8SBruno Larsen (billionai) 56037f219c8SBruno Larsen (billionai) /* SPR common to all non-embedded PowerPC, except 601 */ 56137f219c8SBruno Larsen (billionai) /* Time base */ 562a829cec3SBruno Larsen (billionai) void spr_read_tbl(DisasContext *ctx, int gprn, int sprn) 56337f219c8SBruno Larsen (billionai) { 564f5b6daacSRichard Henderson gen_icount_io_start(ctx); 56537f219c8SBruno Larsen (billionai) gen_helper_load_tbl(cpu_gpr[gprn], cpu_env); 56637f219c8SBruno Larsen (billionai) } 56737f219c8SBruno Larsen (billionai) 568a829cec3SBruno Larsen (billionai) void spr_read_tbu(DisasContext *ctx, int gprn, int sprn) 56937f219c8SBruno Larsen (billionai) { 570f5b6daacSRichard Henderson gen_icount_io_start(ctx); 57137f219c8SBruno Larsen (billionai) gen_helper_load_tbu(cpu_gpr[gprn], cpu_env); 57237f219c8SBruno Larsen (billionai) } 57337f219c8SBruno Larsen (billionai) 574a829cec3SBruno Larsen (billionai) void spr_read_atbl(DisasContext *ctx, int gprn, int sprn) 57537f219c8SBruno Larsen (billionai) { 57637f219c8SBruno Larsen (billionai) gen_helper_load_atbl(cpu_gpr[gprn], cpu_env); 57737f219c8SBruno Larsen (billionai) } 57837f219c8SBruno Larsen (billionai) 579a829cec3SBruno Larsen (billionai) void spr_read_atbu(DisasContext *ctx, int gprn, int sprn) 58037f219c8SBruno Larsen (billionai) { 58137f219c8SBruno Larsen (billionai) gen_helper_load_atbu(cpu_gpr[gprn], cpu_env); 58237f219c8SBruno Larsen (billionai) } 58337f219c8SBruno Larsen (billionai) 58437f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 585a829cec3SBruno Larsen (billionai) void spr_write_tbl(DisasContext *ctx, int sprn, int gprn) 58637f219c8SBruno Larsen (billionai) { 587f5b6daacSRichard Henderson gen_icount_io_start(ctx); 58837f219c8SBruno Larsen (billionai) gen_helper_store_tbl(cpu_env, cpu_gpr[gprn]); 58937f219c8SBruno Larsen (billionai) } 59037f219c8SBruno Larsen (billionai) 591a829cec3SBruno Larsen (billionai) void spr_write_tbu(DisasContext *ctx, int sprn, int gprn) 59237f219c8SBruno Larsen (billionai) { 593f5b6daacSRichard Henderson gen_icount_io_start(ctx); 59437f219c8SBruno Larsen (billionai) gen_helper_store_tbu(cpu_env, cpu_gpr[gprn]); 59537f219c8SBruno Larsen (billionai) } 59637f219c8SBruno Larsen (billionai) 597a829cec3SBruno Larsen (billionai) void spr_write_atbl(DisasContext *ctx, int sprn, int gprn) 59837f219c8SBruno Larsen (billionai) { 59937f219c8SBruno Larsen (billionai) gen_helper_store_atbl(cpu_env, cpu_gpr[gprn]); 60037f219c8SBruno Larsen (billionai) } 60137f219c8SBruno Larsen (billionai) 602a829cec3SBruno Larsen (billionai) void spr_write_atbu(DisasContext *ctx, int sprn, int gprn) 60337f219c8SBruno Larsen (billionai) { 60437f219c8SBruno Larsen (billionai) gen_helper_store_atbu(cpu_env, cpu_gpr[gprn]); 60537f219c8SBruno Larsen (billionai) } 60637f219c8SBruno Larsen (billionai) 60737f219c8SBruno Larsen (billionai) #if defined(TARGET_PPC64) 608a829cec3SBruno Larsen (billionai) void spr_read_purr(DisasContext *ctx, int gprn, int sprn) 60937f219c8SBruno Larsen (billionai) { 610f5b6daacSRichard Henderson gen_icount_io_start(ctx); 61137f219c8SBruno Larsen (billionai) gen_helper_load_purr(cpu_gpr[gprn], cpu_env); 61237f219c8SBruno Larsen (billionai) } 61337f219c8SBruno Larsen (billionai) 614a829cec3SBruno Larsen (billionai) void spr_write_purr(DisasContext *ctx, int sprn, int gprn) 61537f219c8SBruno Larsen (billionai) { 616f5b6daacSRichard Henderson gen_icount_io_start(ctx); 61737f219c8SBruno Larsen (billionai) gen_helper_store_purr(cpu_env, cpu_gpr[gprn]); 61837f219c8SBruno Larsen (billionai) } 61937f219c8SBruno Larsen (billionai) 62037f219c8SBruno Larsen (billionai) /* HDECR */ 621a829cec3SBruno Larsen (billionai) void spr_read_hdecr(DisasContext *ctx, int gprn, int sprn) 62237f219c8SBruno Larsen (billionai) { 623f5b6daacSRichard Henderson gen_icount_io_start(ctx); 62437f219c8SBruno Larsen (billionai) gen_helper_load_hdecr(cpu_gpr[gprn], cpu_env); 62537f219c8SBruno Larsen (billionai) } 62637f219c8SBruno Larsen (billionai) 627a829cec3SBruno Larsen (billionai) void spr_write_hdecr(DisasContext *ctx, int sprn, int gprn) 62837f219c8SBruno Larsen (billionai) { 629f5b6daacSRichard Henderson gen_icount_io_start(ctx); 63037f219c8SBruno Larsen (billionai) gen_helper_store_hdecr(cpu_env, cpu_gpr[gprn]); 63137f219c8SBruno Larsen (billionai) } 63237f219c8SBruno Larsen (billionai) 633a829cec3SBruno Larsen (billionai) void spr_read_vtb(DisasContext *ctx, int gprn, int sprn) 63437f219c8SBruno Larsen (billionai) { 635f5b6daacSRichard Henderson gen_icount_io_start(ctx); 63637f219c8SBruno Larsen (billionai) gen_helper_load_vtb(cpu_gpr[gprn], cpu_env); 63737f219c8SBruno Larsen (billionai) } 63837f219c8SBruno Larsen (billionai) 639a829cec3SBruno Larsen (billionai) void spr_write_vtb(DisasContext *ctx, int sprn, int gprn) 64037f219c8SBruno Larsen (billionai) { 641f5b6daacSRichard Henderson gen_icount_io_start(ctx); 64237f219c8SBruno Larsen (billionai) gen_helper_store_vtb(cpu_env, cpu_gpr[gprn]); 64337f219c8SBruno Larsen (billionai) } 64437f219c8SBruno Larsen (billionai) 645a829cec3SBruno Larsen (billionai) void spr_write_tbu40(DisasContext *ctx, int sprn, int gprn) 64637f219c8SBruno Larsen (billionai) { 647f5b6daacSRichard Henderson gen_icount_io_start(ctx); 64837f219c8SBruno Larsen (billionai) gen_helper_store_tbu40(cpu_env, cpu_gpr[gprn]); 64937f219c8SBruno Larsen (billionai) } 65037f219c8SBruno Larsen (billionai) 65137f219c8SBruno Larsen (billionai) #endif 65237f219c8SBruno Larsen (billionai) #endif 65337f219c8SBruno Larsen (billionai) 65437f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 65537f219c8SBruno Larsen (billionai) /* IBAT0U...IBAT0U */ 65637f219c8SBruno Larsen (billionai) /* IBAT0L...IBAT7L */ 657a829cec3SBruno Larsen (billionai) void spr_read_ibat(DisasContext *ctx, int gprn, int sprn) 65837f219c8SBruno Larsen (billionai) { 65937f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, 66037f219c8SBruno Larsen (billionai) offsetof(CPUPPCState, 66137f219c8SBruno Larsen (billionai) IBAT[sprn & 1][(sprn - SPR_IBAT0U) / 2])); 66237f219c8SBruno Larsen (billionai) } 66337f219c8SBruno Larsen (billionai) 664a829cec3SBruno Larsen (billionai) void spr_read_ibat_h(DisasContext *ctx, int gprn, int sprn) 66537f219c8SBruno Larsen (billionai) { 66637f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, 66737f219c8SBruno Larsen (billionai) offsetof(CPUPPCState, 66837f219c8SBruno Larsen (billionai) IBAT[sprn & 1][((sprn - SPR_IBAT4U) / 2) + 4])); 66937f219c8SBruno Larsen (billionai) } 67037f219c8SBruno Larsen (billionai) 671a829cec3SBruno Larsen (billionai) void spr_write_ibatu(DisasContext *ctx, int sprn, int gprn) 67237f219c8SBruno Larsen (billionai) { 67337f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0U) / 2); 67437f219c8SBruno Larsen (billionai) gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]); 67537f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 67637f219c8SBruno Larsen (billionai) } 67737f219c8SBruno Larsen (billionai) 678a829cec3SBruno Larsen (billionai) void spr_write_ibatu_h(DisasContext *ctx, int sprn, int gprn) 67937f219c8SBruno Larsen (billionai) { 68037f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_IBAT4U) / 2) + 4); 68137f219c8SBruno Larsen (billionai) gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]); 68237f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 68337f219c8SBruno Larsen (billionai) } 68437f219c8SBruno Larsen (billionai) 685a829cec3SBruno Larsen (billionai) void spr_write_ibatl(DisasContext *ctx, int sprn, int gprn) 68637f219c8SBruno Larsen (billionai) { 68737f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32((sprn - SPR_IBAT0L) / 2); 68837f219c8SBruno Larsen (billionai) gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]); 68937f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 69037f219c8SBruno Larsen (billionai) } 69137f219c8SBruno Larsen (billionai) 692a829cec3SBruno Larsen (billionai) void spr_write_ibatl_h(DisasContext *ctx, int sprn, int gprn) 69337f219c8SBruno Larsen (billionai) { 69437f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_IBAT4L) / 2) + 4); 69537f219c8SBruno Larsen (billionai) gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]); 69637f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 69737f219c8SBruno Larsen (billionai) } 69837f219c8SBruno Larsen (billionai) 69937f219c8SBruno Larsen (billionai) /* DBAT0U...DBAT7U */ 70037f219c8SBruno Larsen (billionai) /* DBAT0L...DBAT7L */ 701a829cec3SBruno Larsen (billionai) void spr_read_dbat(DisasContext *ctx, int gprn, int sprn) 70237f219c8SBruno Larsen (billionai) { 70337f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, 70437f219c8SBruno Larsen (billionai) offsetof(CPUPPCState, 70537f219c8SBruno Larsen (billionai) DBAT[sprn & 1][(sprn - SPR_DBAT0U) / 2])); 70637f219c8SBruno Larsen (billionai) } 70737f219c8SBruno Larsen (billionai) 708a829cec3SBruno Larsen (billionai) void spr_read_dbat_h(DisasContext *ctx, int gprn, int sprn) 70937f219c8SBruno Larsen (billionai) { 71037f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, 71137f219c8SBruno Larsen (billionai) offsetof(CPUPPCState, 71237f219c8SBruno Larsen (billionai) DBAT[sprn & 1][((sprn - SPR_DBAT4U) / 2) + 4])); 71337f219c8SBruno Larsen (billionai) } 71437f219c8SBruno Larsen (billionai) 715a829cec3SBruno Larsen (billionai) void spr_write_dbatu(DisasContext *ctx, int sprn, int gprn) 71637f219c8SBruno Larsen (billionai) { 71737f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32((sprn - SPR_DBAT0U) / 2); 71837f219c8SBruno Larsen (billionai) gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]); 71937f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 72037f219c8SBruno Larsen (billionai) } 72137f219c8SBruno Larsen (billionai) 722a829cec3SBruno Larsen (billionai) void spr_write_dbatu_h(DisasContext *ctx, int sprn, int gprn) 72337f219c8SBruno Larsen (billionai) { 72437f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_DBAT4U) / 2) + 4); 72537f219c8SBruno Larsen (billionai) gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]); 72637f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 72737f219c8SBruno Larsen (billionai) } 72837f219c8SBruno Larsen (billionai) 729a829cec3SBruno Larsen (billionai) void spr_write_dbatl(DisasContext *ctx, int sprn, int gprn) 73037f219c8SBruno Larsen (billionai) { 73137f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32((sprn - SPR_DBAT0L) / 2); 73237f219c8SBruno Larsen (billionai) gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]); 73337f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 73437f219c8SBruno Larsen (billionai) } 73537f219c8SBruno Larsen (billionai) 736a829cec3SBruno Larsen (billionai) void spr_write_dbatl_h(DisasContext *ctx, int sprn, int gprn) 73737f219c8SBruno Larsen (billionai) { 73837f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(((sprn - SPR_DBAT4L) / 2) + 4); 73937f219c8SBruno Larsen (billionai) gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]); 74037f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 74137f219c8SBruno Larsen (billionai) } 74237f219c8SBruno Larsen (billionai) 74337f219c8SBruno Larsen (billionai) /* SDR1 */ 744a829cec3SBruno Larsen (billionai) void spr_write_sdr1(DisasContext *ctx, int sprn, int gprn) 74537f219c8SBruno Larsen (billionai) { 74637f219c8SBruno Larsen (billionai) gen_helper_store_sdr1(cpu_env, cpu_gpr[gprn]); 74737f219c8SBruno Larsen (billionai) } 74837f219c8SBruno Larsen (billionai) 74937f219c8SBruno Larsen (billionai) #if defined(TARGET_PPC64) 75037f219c8SBruno Larsen (billionai) /* 64 bits PowerPC specific SPRs */ 75137f219c8SBruno Larsen (billionai) /* PIDR */ 752a829cec3SBruno Larsen (billionai) void spr_write_pidr(DisasContext *ctx, int sprn, int gprn) 75337f219c8SBruno Larsen (billionai) { 75437f219c8SBruno Larsen (billionai) gen_helper_store_pidr(cpu_env, cpu_gpr[gprn]); 75537f219c8SBruno Larsen (billionai) } 75637f219c8SBruno Larsen (billionai) 757a829cec3SBruno Larsen (billionai) void spr_write_lpidr(DisasContext *ctx, int sprn, int gprn) 75837f219c8SBruno Larsen (billionai) { 75937f219c8SBruno Larsen (billionai) gen_helper_store_lpidr(cpu_env, cpu_gpr[gprn]); 76037f219c8SBruno Larsen (billionai) } 76137f219c8SBruno Larsen (billionai) 762a829cec3SBruno Larsen (billionai) void spr_read_hior(DisasContext *ctx, int gprn, int sprn) 76337f219c8SBruno Larsen (billionai) { 76437f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, offsetof(CPUPPCState, excp_prefix)); 76537f219c8SBruno Larsen (billionai) } 76637f219c8SBruno Larsen (billionai) 767a829cec3SBruno Larsen (billionai) void spr_write_hior(DisasContext *ctx, int sprn, int gprn) 76837f219c8SBruno Larsen (billionai) { 76937f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 77037f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0x3FFFFF00000ULL); 77137f219c8SBruno Larsen (billionai) tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_prefix)); 77237f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 77337f219c8SBruno Larsen (billionai) } 774a829cec3SBruno Larsen (billionai) void spr_write_ptcr(DisasContext *ctx, int sprn, int gprn) 77537f219c8SBruno Larsen (billionai) { 77637f219c8SBruno Larsen (billionai) gen_helper_store_ptcr(cpu_env, cpu_gpr[gprn]); 77737f219c8SBruno Larsen (billionai) } 77837f219c8SBruno Larsen (billionai) 779a829cec3SBruno Larsen (billionai) void spr_write_pcr(DisasContext *ctx, int sprn, int gprn) 78037f219c8SBruno Larsen (billionai) { 78137f219c8SBruno Larsen (billionai) gen_helper_store_pcr(cpu_env, cpu_gpr[gprn]); 78237f219c8SBruno Larsen (billionai) } 78337f219c8SBruno Larsen (billionai) 78437f219c8SBruno Larsen (billionai) /* DPDES */ 785a829cec3SBruno Larsen (billionai) void spr_read_dpdes(DisasContext *ctx, int gprn, int sprn) 78637f219c8SBruno Larsen (billionai) { 78737f219c8SBruno Larsen (billionai) gen_helper_load_dpdes(cpu_gpr[gprn], cpu_env); 78837f219c8SBruno Larsen (billionai) } 78937f219c8SBruno Larsen (billionai) 790a829cec3SBruno Larsen (billionai) void spr_write_dpdes(DisasContext *ctx, int sprn, int gprn) 79137f219c8SBruno Larsen (billionai) { 79237f219c8SBruno Larsen (billionai) gen_helper_store_dpdes(cpu_env, cpu_gpr[gprn]); 79337f219c8SBruno Larsen (billionai) } 79437f219c8SBruno Larsen (billionai) #endif 79537f219c8SBruno Larsen (billionai) #endif 79637f219c8SBruno Larsen (billionai) 79737f219c8SBruno Larsen (billionai) /* PowerPC 40x specific registers */ 79837f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 799a829cec3SBruno Larsen (billionai) void spr_read_40x_pit(DisasContext *ctx, int gprn, int sprn) 80037f219c8SBruno Larsen (billionai) { 801f5b6daacSRichard Henderson gen_icount_io_start(ctx); 80237f219c8SBruno Larsen (billionai) gen_helper_load_40x_pit(cpu_gpr[gprn], cpu_env); 80337f219c8SBruno Larsen (billionai) } 80437f219c8SBruno Larsen (billionai) 805a829cec3SBruno Larsen (billionai) void spr_write_40x_pit(DisasContext *ctx, int sprn, int gprn) 80637f219c8SBruno Larsen (billionai) { 807f5b6daacSRichard Henderson gen_icount_io_start(ctx); 80837f219c8SBruno Larsen (billionai) gen_helper_store_40x_pit(cpu_env, cpu_gpr[gprn]); 80937f219c8SBruno Larsen (billionai) } 81037f219c8SBruno Larsen (billionai) 811a829cec3SBruno Larsen (billionai) void spr_write_40x_dbcr0(DisasContext *ctx, int sprn, int gprn) 81237f219c8SBruno Larsen (billionai) { 813f5b6daacSRichard Henderson gen_icount_io_start(ctx); 81437f219c8SBruno Larsen (billionai) gen_store_spr(sprn, cpu_gpr[gprn]); 81537f219c8SBruno Larsen (billionai) gen_helper_store_40x_dbcr0(cpu_env, cpu_gpr[gprn]); 81637f219c8SBruno Larsen (billionai) /* We must stop translation as we may have rebooted */ 817d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 81837f219c8SBruno Larsen (billionai) } 81937f219c8SBruno Larsen (billionai) 820a829cec3SBruno Larsen (billionai) void spr_write_40x_sler(DisasContext *ctx, int sprn, int gprn) 82137f219c8SBruno Larsen (billionai) { 822f5b6daacSRichard Henderson gen_icount_io_start(ctx); 82337f219c8SBruno Larsen (billionai) gen_helper_store_40x_sler(cpu_env, cpu_gpr[gprn]); 82437f219c8SBruno Larsen (billionai) } 82537f219c8SBruno Larsen (billionai) 826cbd8f17dSCédric Le Goater void spr_write_40x_tcr(DisasContext *ctx, int sprn, int gprn) 827cbd8f17dSCédric Le Goater { 828cbd8f17dSCédric Le Goater gen_icount_io_start(ctx); 829cbd8f17dSCédric Le Goater gen_helper_store_40x_tcr(cpu_env, cpu_gpr[gprn]); 830cbd8f17dSCédric Le Goater } 831cbd8f17dSCédric Le Goater 832cbd8f17dSCédric Le Goater void spr_write_40x_tsr(DisasContext *ctx, int sprn, int gprn) 833cbd8f17dSCédric Le Goater { 834cbd8f17dSCédric Le Goater gen_icount_io_start(ctx); 835cbd8f17dSCédric Le Goater gen_helper_store_40x_tsr(cpu_env, cpu_gpr[gprn]); 836cbd8f17dSCédric Le Goater } 837cbd8f17dSCédric Le Goater 838dd69d140SCédric Le Goater void spr_write_40x_pid(DisasContext *ctx, int sprn, int gprn) 839dd69d140SCédric Le Goater { 840dd69d140SCédric Le Goater TCGv t0 = tcg_temp_new(); 841dd69d140SCédric Le Goater tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0xFF); 84247822486SCédric Le Goater gen_helper_store_40x_pid(cpu_env, t0); 843dd69d140SCédric Le Goater tcg_temp_free(t0); 844dd69d140SCédric Le Goater } 845dd69d140SCédric Le Goater 846a829cec3SBruno Larsen (billionai) void spr_write_booke_tcr(DisasContext *ctx, int sprn, int gprn) 84737f219c8SBruno Larsen (billionai) { 848f5b6daacSRichard Henderson gen_icount_io_start(ctx); 84937f219c8SBruno Larsen (billionai) gen_helper_store_booke_tcr(cpu_env, cpu_gpr[gprn]); 85037f219c8SBruno Larsen (billionai) } 85137f219c8SBruno Larsen (billionai) 852a829cec3SBruno Larsen (billionai) void spr_write_booke_tsr(DisasContext *ctx, int sprn, int gprn) 85337f219c8SBruno Larsen (billionai) { 854f5b6daacSRichard Henderson gen_icount_io_start(ctx); 85537f219c8SBruno Larsen (billionai) gen_helper_store_booke_tsr(cpu_env, cpu_gpr[gprn]); 85637f219c8SBruno Larsen (billionai) } 85737f219c8SBruno Larsen (billionai) #endif 85837f219c8SBruno Larsen (billionai) 859328c95fcSCédric Le Goater /* PIR */ 86037f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 861a829cec3SBruno Larsen (billionai) void spr_write_pir(DisasContext *ctx, int sprn, int gprn) 86237f219c8SBruno Larsen (billionai) { 86337f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 86437f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0xF); 86537f219c8SBruno Larsen (billionai) gen_store_spr(SPR_PIR, t0); 86637f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 86737f219c8SBruno Larsen (billionai) } 86837f219c8SBruno Larsen (billionai) #endif 86937f219c8SBruno Larsen (billionai) 87037f219c8SBruno Larsen (billionai) /* SPE specific registers */ 871a829cec3SBruno Larsen (billionai) void spr_read_spefscr(DisasContext *ctx, int gprn, int sprn) 87237f219c8SBruno Larsen (billionai) { 87337f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_temp_new_i32(); 87437f219c8SBruno Larsen (billionai) tcg_gen_ld_i32(t0, cpu_env, offsetof(CPUPPCState, spe_fscr)); 87537f219c8SBruno Larsen (billionai) tcg_gen_extu_i32_tl(cpu_gpr[gprn], t0); 87637f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 87737f219c8SBruno Larsen (billionai) } 87837f219c8SBruno Larsen (billionai) 879a829cec3SBruno Larsen (billionai) void spr_write_spefscr(DisasContext *ctx, int sprn, int gprn) 88037f219c8SBruno Larsen (billionai) { 88137f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_temp_new_i32(); 88237f219c8SBruno Larsen (billionai) tcg_gen_trunc_tl_i32(t0, cpu_gpr[gprn]); 88337f219c8SBruno Larsen (billionai) tcg_gen_st_i32(t0, cpu_env, offsetof(CPUPPCState, spe_fscr)); 88437f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 88537f219c8SBruno Larsen (billionai) } 88637f219c8SBruno Larsen (billionai) 88737f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 88837f219c8SBruno Larsen (billionai) /* Callback used to write the exception vector base */ 889a829cec3SBruno Larsen (billionai) void spr_write_excp_prefix(DisasContext *ctx, int sprn, int gprn) 89037f219c8SBruno Larsen (billionai) { 89137f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 89237f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUPPCState, ivpr_mask)); 89337f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t0, t0, cpu_gpr[gprn]); 89437f219c8SBruno Larsen (billionai) tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_prefix)); 89537f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 89637f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 89737f219c8SBruno Larsen (billionai) } 89837f219c8SBruno Larsen (billionai) 899a829cec3SBruno Larsen (billionai) void spr_write_excp_vector(DisasContext *ctx, int sprn, int gprn) 90037f219c8SBruno Larsen (billionai) { 90137f219c8SBruno Larsen (billionai) int sprn_offs; 90237f219c8SBruno Larsen (billionai) 90337f219c8SBruno Larsen (billionai) if (sprn >= SPR_BOOKE_IVOR0 && sprn <= SPR_BOOKE_IVOR15) { 90437f219c8SBruno Larsen (billionai) sprn_offs = sprn - SPR_BOOKE_IVOR0; 90537f219c8SBruno Larsen (billionai) } else if (sprn >= SPR_BOOKE_IVOR32 && sprn <= SPR_BOOKE_IVOR37) { 90637f219c8SBruno Larsen (billionai) sprn_offs = sprn - SPR_BOOKE_IVOR32 + 32; 90737f219c8SBruno Larsen (billionai) } else if (sprn >= SPR_BOOKE_IVOR38 && sprn <= SPR_BOOKE_IVOR42) { 90837f219c8SBruno Larsen (billionai) sprn_offs = sprn - SPR_BOOKE_IVOR38 + 38; 90937f219c8SBruno Larsen (billionai) } else { 91037f219c8SBruno Larsen (billionai) printf("Trying to write an unknown exception vector %d %03x\n", 91137f219c8SBruno Larsen (billionai) sprn, sprn); 91237f219c8SBruno Larsen (billionai) gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG); 91337f219c8SBruno Larsen (billionai) return; 91437f219c8SBruno Larsen (billionai) } 91537f219c8SBruno Larsen (billionai) 91637f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 91737f219c8SBruno Larsen (billionai) tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUPPCState, ivor_mask)); 91837f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t0, t0, cpu_gpr[gprn]); 91937f219c8SBruno Larsen (billionai) tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_vectors[sprn_offs])); 92037f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 92137f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 92237f219c8SBruno Larsen (billionai) } 92337f219c8SBruno Larsen (billionai) #endif 92437f219c8SBruno Larsen (billionai) 92537f219c8SBruno Larsen (billionai) #ifdef TARGET_PPC64 92637f219c8SBruno Larsen (billionai) #ifndef CONFIG_USER_ONLY 927a829cec3SBruno Larsen (billionai) void spr_write_amr(DisasContext *ctx, int sprn, int gprn) 92837f219c8SBruno Larsen (billionai) { 92937f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 93037f219c8SBruno Larsen (billionai) TCGv t1 = tcg_temp_new(); 93137f219c8SBruno Larsen (billionai) TCGv t2 = tcg_temp_new(); 93237f219c8SBruno Larsen (billionai) 93337f219c8SBruno Larsen (billionai) /* 93437f219c8SBruno Larsen (billionai) * Note, the HV=1 PR=0 case is handled earlier by simply using 93537f219c8SBruno Larsen (billionai) * spr_write_generic for HV mode in the SPR table 93637f219c8SBruno Larsen (billionai) */ 93737f219c8SBruno Larsen (billionai) 93837f219c8SBruno Larsen (billionai) /* Build insertion mask into t1 based on context */ 93937f219c8SBruno Larsen (billionai) if (ctx->pr) { 94037f219c8SBruno Larsen (billionai) gen_load_spr(t1, SPR_UAMOR); 94137f219c8SBruno Larsen (billionai) } else { 94237f219c8SBruno Larsen (billionai) gen_load_spr(t1, SPR_AMOR); 94337f219c8SBruno Larsen (billionai) } 94437f219c8SBruno Larsen (billionai) 94537f219c8SBruno Larsen (billionai) /* Mask new bits into t2 */ 94637f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]); 94737f219c8SBruno Larsen (billionai) 94837f219c8SBruno Larsen (billionai) /* Load AMR and clear new bits in t0 */ 94937f219c8SBruno Larsen (billionai) gen_load_spr(t0, SPR_AMR); 95037f219c8SBruno Larsen (billionai) tcg_gen_andc_tl(t0, t0, t1); 95137f219c8SBruno Larsen (billionai) 95237f219c8SBruno Larsen (billionai) /* Or'in new bits and write it out */ 95337f219c8SBruno Larsen (billionai) tcg_gen_or_tl(t0, t0, t2); 95437f219c8SBruno Larsen (billionai) gen_store_spr(SPR_AMR, t0); 95537f219c8SBruno Larsen (billionai) spr_store_dump_spr(SPR_AMR); 95637f219c8SBruno Larsen (billionai) 95737f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 95837f219c8SBruno Larsen (billionai) tcg_temp_free(t1); 95937f219c8SBruno Larsen (billionai) tcg_temp_free(t2); 96037f219c8SBruno Larsen (billionai) } 96137f219c8SBruno Larsen (billionai) 962a829cec3SBruno Larsen (billionai) void spr_write_uamor(DisasContext *ctx, int sprn, int gprn) 96337f219c8SBruno Larsen (billionai) { 96437f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 96537f219c8SBruno Larsen (billionai) TCGv t1 = tcg_temp_new(); 96637f219c8SBruno Larsen (billionai) TCGv t2 = tcg_temp_new(); 96737f219c8SBruno Larsen (billionai) 96837f219c8SBruno Larsen (billionai) /* 96937f219c8SBruno Larsen (billionai) * Note, the HV=1 case is handled earlier by simply using 97037f219c8SBruno Larsen (billionai) * spr_write_generic for HV mode in the SPR table 97137f219c8SBruno Larsen (billionai) */ 97237f219c8SBruno Larsen (billionai) 97337f219c8SBruno Larsen (billionai) /* Build insertion mask into t1 based on context */ 97437f219c8SBruno Larsen (billionai) gen_load_spr(t1, SPR_AMOR); 97537f219c8SBruno Larsen (billionai) 97637f219c8SBruno Larsen (billionai) /* Mask new bits into t2 */ 97737f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]); 97837f219c8SBruno Larsen (billionai) 97937f219c8SBruno Larsen (billionai) /* Load AMR and clear new bits in t0 */ 98037f219c8SBruno Larsen (billionai) gen_load_spr(t0, SPR_UAMOR); 98137f219c8SBruno Larsen (billionai) tcg_gen_andc_tl(t0, t0, t1); 98237f219c8SBruno Larsen (billionai) 98337f219c8SBruno Larsen (billionai) /* Or'in new bits and write it out */ 98437f219c8SBruno Larsen (billionai) tcg_gen_or_tl(t0, t0, t2); 98537f219c8SBruno Larsen (billionai) gen_store_spr(SPR_UAMOR, t0); 98637f219c8SBruno Larsen (billionai) spr_store_dump_spr(SPR_UAMOR); 98737f219c8SBruno Larsen (billionai) 98837f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 98937f219c8SBruno Larsen (billionai) tcg_temp_free(t1); 99037f219c8SBruno Larsen (billionai) tcg_temp_free(t2); 99137f219c8SBruno Larsen (billionai) } 99237f219c8SBruno Larsen (billionai) 993a829cec3SBruno Larsen (billionai) void spr_write_iamr(DisasContext *ctx, int sprn, int gprn) 99437f219c8SBruno Larsen (billionai) { 99537f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 99637f219c8SBruno Larsen (billionai) TCGv t1 = tcg_temp_new(); 99737f219c8SBruno Larsen (billionai) TCGv t2 = tcg_temp_new(); 99837f219c8SBruno Larsen (billionai) 99937f219c8SBruno Larsen (billionai) /* 100037f219c8SBruno Larsen (billionai) * Note, the HV=1 case is handled earlier by simply using 100137f219c8SBruno Larsen (billionai) * spr_write_generic for HV mode in the SPR table 100237f219c8SBruno Larsen (billionai) */ 100337f219c8SBruno Larsen (billionai) 100437f219c8SBruno Larsen (billionai) /* Build insertion mask into t1 based on context */ 100537f219c8SBruno Larsen (billionai) gen_load_spr(t1, SPR_AMOR); 100637f219c8SBruno Larsen (billionai) 100737f219c8SBruno Larsen (billionai) /* Mask new bits into t2 */ 100837f219c8SBruno Larsen (billionai) tcg_gen_and_tl(t2, t1, cpu_gpr[gprn]); 100937f219c8SBruno Larsen (billionai) 101037f219c8SBruno Larsen (billionai) /* Load AMR and clear new bits in t0 */ 101137f219c8SBruno Larsen (billionai) gen_load_spr(t0, SPR_IAMR); 101237f219c8SBruno Larsen (billionai) tcg_gen_andc_tl(t0, t0, t1); 101337f219c8SBruno Larsen (billionai) 101437f219c8SBruno Larsen (billionai) /* Or'in new bits and write it out */ 101537f219c8SBruno Larsen (billionai) tcg_gen_or_tl(t0, t0, t2); 101637f219c8SBruno Larsen (billionai) gen_store_spr(SPR_IAMR, t0); 101737f219c8SBruno Larsen (billionai) spr_store_dump_spr(SPR_IAMR); 101837f219c8SBruno Larsen (billionai) 101937f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 102037f219c8SBruno Larsen (billionai) tcg_temp_free(t1); 102137f219c8SBruno Larsen (billionai) tcg_temp_free(t2); 102237f219c8SBruno Larsen (billionai) } 102337f219c8SBruno Larsen (billionai) #endif 102437f219c8SBruno Larsen (billionai) #endif 102537f219c8SBruno Larsen (billionai) 102637f219c8SBruno Larsen (billionai) #ifndef CONFIG_USER_ONLY 1027a829cec3SBruno Larsen (billionai) void spr_read_thrm(DisasContext *ctx, int gprn, int sprn) 102837f219c8SBruno Larsen (billionai) { 102937f219c8SBruno Larsen (billionai) gen_helper_fixup_thrm(cpu_env); 103037f219c8SBruno Larsen (billionai) gen_load_spr(cpu_gpr[gprn], sprn); 103137f219c8SBruno Larsen (billionai) spr_load_dump_spr(sprn); 103237f219c8SBruno Larsen (billionai) } 103337f219c8SBruno Larsen (billionai) #endif /* !CONFIG_USER_ONLY */ 103437f219c8SBruno Larsen (billionai) 103537f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 1036a829cec3SBruno Larsen (billionai) void spr_write_e500_l1csr0(DisasContext *ctx, int sprn, int gprn) 103737f219c8SBruno Larsen (billionai) { 103837f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 103937f219c8SBruno Larsen (billionai) 104037f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(t0, cpu_gpr[gprn], L1CSR0_DCE | L1CSR0_CPE); 104137f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 104237f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 104337f219c8SBruno Larsen (billionai) } 104437f219c8SBruno Larsen (billionai) 1045a829cec3SBruno Larsen (billionai) void spr_write_e500_l1csr1(DisasContext *ctx, int sprn, int gprn) 104637f219c8SBruno Larsen (billionai) { 104737f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 104837f219c8SBruno Larsen (billionai) 104937f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(t0, cpu_gpr[gprn], L1CSR1_ICE | L1CSR1_CPE); 105037f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 105137f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 105237f219c8SBruno Larsen (billionai) } 105337f219c8SBruno Larsen (billionai) 1054a829cec3SBruno Larsen (billionai) void spr_write_e500_l2csr0(DisasContext *ctx, int sprn, int gprn) 105537f219c8SBruno Larsen (billionai) { 105637f219c8SBruno Larsen (billionai) TCGv t0 = tcg_temp_new(); 105737f219c8SBruno Larsen (billionai) 105837f219c8SBruno Larsen (billionai) tcg_gen_andi_tl(t0, cpu_gpr[gprn], 105937f219c8SBruno Larsen (billionai) ~(E500_L2CSR0_L2FI | E500_L2CSR0_L2FL | E500_L2CSR0_L2LFC)); 106037f219c8SBruno Larsen (billionai) gen_store_spr(sprn, t0); 106137f219c8SBruno Larsen (billionai) tcg_temp_free(t0); 106237f219c8SBruno Larsen (billionai) } 106337f219c8SBruno Larsen (billionai) 1064a829cec3SBruno Larsen (billionai) void spr_write_booke206_mmucsr0(DisasContext *ctx, int sprn, int gprn) 106537f219c8SBruno Larsen (billionai) { 106637f219c8SBruno Larsen (billionai) gen_helper_booke206_tlbflush(cpu_env, cpu_gpr[gprn]); 106737f219c8SBruno Larsen (billionai) } 106837f219c8SBruno Larsen (billionai) 1069a829cec3SBruno Larsen (billionai) void spr_write_booke_pid(DisasContext *ctx, int sprn, int gprn) 107037f219c8SBruno Larsen (billionai) { 107137f219c8SBruno Larsen (billionai) TCGv_i32 t0 = tcg_const_i32(sprn); 107237f219c8SBruno Larsen (billionai) gen_helper_booke_setpid(cpu_env, t0, cpu_gpr[gprn]); 107337f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t0); 107437f219c8SBruno Larsen (billionai) } 1075a829cec3SBruno Larsen (billionai) void spr_write_eplc(DisasContext *ctx, int sprn, int gprn) 107637f219c8SBruno Larsen (billionai) { 107737f219c8SBruno Larsen (billionai) gen_helper_booke_set_eplc(cpu_env, cpu_gpr[gprn]); 107837f219c8SBruno Larsen (billionai) } 1079a829cec3SBruno Larsen (billionai) void spr_write_epsc(DisasContext *ctx, int sprn, int gprn) 108037f219c8SBruno Larsen (billionai) { 108137f219c8SBruno Larsen (billionai) gen_helper_booke_set_epsc(cpu_env, cpu_gpr[gprn]); 108237f219c8SBruno Larsen (billionai) } 108337f219c8SBruno Larsen (billionai) 108437f219c8SBruno Larsen (billionai) #endif 108537f219c8SBruno Larsen (billionai) 108637f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 1087a829cec3SBruno Larsen (billionai) void spr_write_mas73(DisasContext *ctx, int sprn, int gprn) 108837f219c8SBruno Larsen (billionai) { 108937f219c8SBruno Larsen (billionai) TCGv val = tcg_temp_new(); 109037f219c8SBruno Larsen (billionai) tcg_gen_ext32u_tl(val, cpu_gpr[gprn]); 109137f219c8SBruno Larsen (billionai) gen_store_spr(SPR_BOOKE_MAS3, val); 109237f219c8SBruno Larsen (billionai) tcg_gen_shri_tl(val, cpu_gpr[gprn], 32); 109337f219c8SBruno Larsen (billionai) gen_store_spr(SPR_BOOKE_MAS7, val); 109437f219c8SBruno Larsen (billionai) tcg_temp_free(val); 109537f219c8SBruno Larsen (billionai) } 109637f219c8SBruno Larsen (billionai) 1097a829cec3SBruno Larsen (billionai) void spr_read_mas73(DisasContext *ctx, int gprn, int sprn) 109837f219c8SBruno Larsen (billionai) { 109937f219c8SBruno Larsen (billionai) TCGv mas7 = tcg_temp_new(); 110037f219c8SBruno Larsen (billionai) TCGv mas3 = tcg_temp_new(); 110137f219c8SBruno Larsen (billionai) gen_load_spr(mas7, SPR_BOOKE_MAS7); 110237f219c8SBruno Larsen (billionai) tcg_gen_shli_tl(mas7, mas7, 32); 110337f219c8SBruno Larsen (billionai) gen_load_spr(mas3, SPR_BOOKE_MAS3); 110437f219c8SBruno Larsen (billionai) tcg_gen_or_tl(cpu_gpr[gprn], mas3, mas7); 110537f219c8SBruno Larsen (billionai) tcg_temp_free(mas3); 110637f219c8SBruno Larsen (billionai) tcg_temp_free(mas7); 110737f219c8SBruno Larsen (billionai) } 110837f219c8SBruno Larsen (billionai) 110937f219c8SBruno Larsen (billionai) #endif 111037f219c8SBruno Larsen (billionai) 111137f219c8SBruno Larsen (billionai) #ifdef TARGET_PPC64 111237f219c8SBruno Larsen (billionai) static void gen_fscr_facility_check(DisasContext *ctx, int facility_sprn, 111337f219c8SBruno Larsen (billionai) int bit, int sprn, int cause) 111437f219c8SBruno Larsen (billionai) { 111537f219c8SBruno Larsen (billionai) TCGv_i32 t1 = tcg_const_i32(bit); 111637f219c8SBruno Larsen (billionai) TCGv_i32 t2 = tcg_const_i32(sprn); 111737f219c8SBruno Larsen (billionai) TCGv_i32 t3 = tcg_const_i32(cause); 111837f219c8SBruno Larsen (billionai) 111937f219c8SBruno Larsen (billionai) gen_helper_fscr_facility_check(cpu_env, t1, t2, t3); 112037f219c8SBruno Larsen (billionai) 112137f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t3); 112237f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t2); 112337f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t1); 112437f219c8SBruno Larsen (billionai) } 112537f219c8SBruno Larsen (billionai) 112637f219c8SBruno Larsen (billionai) static void gen_msr_facility_check(DisasContext *ctx, int facility_sprn, 112737f219c8SBruno Larsen (billionai) int bit, int sprn, int cause) 112837f219c8SBruno Larsen (billionai) { 112937f219c8SBruno Larsen (billionai) TCGv_i32 t1 = tcg_const_i32(bit); 113037f219c8SBruno Larsen (billionai) TCGv_i32 t2 = tcg_const_i32(sprn); 113137f219c8SBruno Larsen (billionai) TCGv_i32 t3 = tcg_const_i32(cause); 113237f219c8SBruno Larsen (billionai) 113337f219c8SBruno Larsen (billionai) gen_helper_msr_facility_check(cpu_env, t1, t2, t3); 113437f219c8SBruno Larsen (billionai) 113537f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t3); 113637f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t2); 113737f219c8SBruno Larsen (billionai) tcg_temp_free_i32(t1); 113837f219c8SBruno Larsen (billionai) } 113937f219c8SBruno Larsen (billionai) 1140a829cec3SBruno Larsen (billionai) void spr_read_prev_upper32(DisasContext *ctx, int gprn, int sprn) 114137f219c8SBruno Larsen (billionai) { 114237f219c8SBruno Larsen (billionai) TCGv spr_up = tcg_temp_new(); 114337f219c8SBruno Larsen (billionai) TCGv spr = tcg_temp_new(); 114437f219c8SBruno Larsen (billionai) 114537f219c8SBruno Larsen (billionai) gen_load_spr(spr, sprn - 1); 114637f219c8SBruno Larsen (billionai) tcg_gen_shri_tl(spr_up, spr, 32); 114737f219c8SBruno Larsen (billionai) tcg_gen_ext32u_tl(cpu_gpr[gprn], spr_up); 114837f219c8SBruno Larsen (billionai) 114937f219c8SBruno Larsen (billionai) tcg_temp_free(spr); 115037f219c8SBruno Larsen (billionai) tcg_temp_free(spr_up); 115137f219c8SBruno Larsen (billionai) } 115237f219c8SBruno Larsen (billionai) 1153a829cec3SBruno Larsen (billionai) void spr_write_prev_upper32(DisasContext *ctx, int sprn, int gprn) 115437f219c8SBruno Larsen (billionai) { 115537f219c8SBruno Larsen (billionai) TCGv spr = tcg_temp_new(); 115637f219c8SBruno Larsen (billionai) 115737f219c8SBruno Larsen (billionai) gen_load_spr(spr, sprn - 1); 115837f219c8SBruno Larsen (billionai) tcg_gen_deposit_tl(spr, spr, cpu_gpr[gprn], 32, 32); 115937f219c8SBruno Larsen (billionai) gen_store_spr(sprn - 1, spr); 116037f219c8SBruno Larsen (billionai) 116137f219c8SBruno Larsen (billionai) tcg_temp_free(spr); 116237f219c8SBruno Larsen (billionai) } 116337f219c8SBruno Larsen (billionai) 116437f219c8SBruno Larsen (billionai) #if !defined(CONFIG_USER_ONLY) 1165a829cec3SBruno Larsen (billionai) void spr_write_hmer(DisasContext *ctx, int sprn, int gprn) 116637f219c8SBruno Larsen (billionai) { 116737f219c8SBruno Larsen (billionai) TCGv hmer = tcg_temp_new(); 116837f219c8SBruno Larsen (billionai) 116937f219c8SBruno Larsen (billionai) gen_load_spr(hmer, sprn); 117037f219c8SBruno Larsen (billionai) tcg_gen_and_tl(hmer, cpu_gpr[gprn], hmer); 117137f219c8SBruno Larsen (billionai) gen_store_spr(sprn, hmer); 117237f219c8SBruno Larsen (billionai) spr_store_dump_spr(sprn); 117337f219c8SBruno Larsen (billionai) tcg_temp_free(hmer); 117437f219c8SBruno Larsen (billionai) } 117537f219c8SBruno Larsen (billionai) 1176a829cec3SBruno Larsen (billionai) void spr_write_lpcr(DisasContext *ctx, int sprn, int gprn) 117737f219c8SBruno Larsen (billionai) { 117837f219c8SBruno Larsen (billionai) gen_helper_store_lpcr(cpu_env, cpu_gpr[gprn]); 117937f219c8SBruno Larsen (billionai) } 118037f219c8SBruno Larsen (billionai) #endif /* !defined(CONFIG_USER_ONLY) */ 118137f219c8SBruno Larsen (billionai) 1182a829cec3SBruno Larsen (billionai) void spr_read_tar(DisasContext *ctx, int gprn, int sprn) 118337f219c8SBruno Larsen (billionai) { 118437f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR); 118537f219c8SBruno Larsen (billionai) spr_read_generic(ctx, gprn, sprn); 118637f219c8SBruno Larsen (billionai) } 118737f219c8SBruno Larsen (billionai) 1188a829cec3SBruno Larsen (billionai) void spr_write_tar(DisasContext *ctx, int sprn, int gprn) 118937f219c8SBruno Larsen (billionai) { 119037f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR); 119137f219c8SBruno Larsen (billionai) spr_write_generic(ctx, sprn, gprn); 119237f219c8SBruno Larsen (billionai) } 119337f219c8SBruno Larsen (billionai) 1194a829cec3SBruno Larsen (billionai) void spr_read_tm(DisasContext *ctx, int gprn, int sprn) 119537f219c8SBruno Larsen (billionai) { 119637f219c8SBruno Larsen (billionai) gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); 119737f219c8SBruno Larsen (billionai) spr_read_generic(ctx, gprn, sprn); 119837f219c8SBruno Larsen (billionai) } 119937f219c8SBruno Larsen (billionai) 1200a829cec3SBruno Larsen (billionai) void spr_write_tm(DisasContext *ctx, int sprn, int gprn) 120137f219c8SBruno Larsen (billionai) { 120237f219c8SBruno Larsen (billionai) gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); 120337f219c8SBruno Larsen (billionai) spr_write_generic(ctx, sprn, gprn); 120437f219c8SBruno Larsen (billionai) } 120537f219c8SBruno Larsen (billionai) 1206a829cec3SBruno Larsen (billionai) void spr_read_tm_upper32(DisasContext *ctx, int gprn, int sprn) 120737f219c8SBruno Larsen (billionai) { 120837f219c8SBruno Larsen (billionai) gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); 120937f219c8SBruno Larsen (billionai) spr_read_prev_upper32(ctx, gprn, sprn); 121037f219c8SBruno Larsen (billionai) } 121137f219c8SBruno Larsen (billionai) 1212a829cec3SBruno Larsen (billionai) void spr_write_tm_upper32(DisasContext *ctx, int sprn, int gprn) 121337f219c8SBruno Larsen (billionai) { 121437f219c8SBruno Larsen (billionai) gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); 121537f219c8SBruno Larsen (billionai) spr_write_prev_upper32(ctx, sprn, gprn); 121637f219c8SBruno Larsen (billionai) } 121737f219c8SBruno Larsen (billionai) 1218a829cec3SBruno Larsen (billionai) void spr_read_ebb(DisasContext *ctx, int gprn, int sprn) 121937f219c8SBruno Larsen (billionai) { 122037f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); 122137f219c8SBruno Larsen (billionai) spr_read_generic(ctx, gprn, sprn); 122237f219c8SBruno Larsen (billionai) } 122337f219c8SBruno Larsen (billionai) 1224a829cec3SBruno Larsen (billionai) void spr_write_ebb(DisasContext *ctx, int sprn, int gprn) 122537f219c8SBruno Larsen (billionai) { 122637f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); 122737f219c8SBruno Larsen (billionai) spr_write_generic(ctx, sprn, gprn); 122837f219c8SBruno Larsen (billionai) } 122937f219c8SBruno Larsen (billionai) 1230a829cec3SBruno Larsen (billionai) void spr_read_ebb_upper32(DisasContext *ctx, int gprn, int sprn) 123137f219c8SBruno Larsen (billionai) { 123237f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); 123337f219c8SBruno Larsen (billionai) spr_read_prev_upper32(ctx, gprn, sprn); 123437f219c8SBruno Larsen (billionai) } 123537f219c8SBruno Larsen (billionai) 1236a829cec3SBruno Larsen (billionai) void spr_write_ebb_upper32(DisasContext *ctx, int sprn, int gprn) 123737f219c8SBruno Larsen (billionai) { 123837f219c8SBruno Larsen (billionai) gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); 123937f219c8SBruno Larsen (billionai) spr_write_prev_upper32(ctx, sprn, gprn); 124037f219c8SBruno Larsen (billionai) } 124137f219c8SBruno Larsen (billionai) #endif 124237f219c8SBruno Larsen (billionai) 1243fcf5ef2aSThomas Huth #define GEN_HANDLER(name, opc1, opc2, opc3, inval, type) \ 1244fcf5ef2aSThomas Huth GEN_OPCODE(name, opc1, opc2, opc3, inval, type, PPC_NONE) 1245fcf5ef2aSThomas Huth 1246fcf5ef2aSThomas Huth #define GEN_HANDLER_E(name, opc1, opc2, opc3, inval, type, type2) \ 1247fcf5ef2aSThomas Huth GEN_OPCODE(name, opc1, opc2, opc3, inval, type, type2) 1248fcf5ef2aSThomas Huth 1249fcf5ef2aSThomas Huth #define GEN_HANDLER2(name, onam, opc1, opc2, opc3, inval, type) \ 1250fcf5ef2aSThomas Huth GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, PPC_NONE) 1251fcf5ef2aSThomas Huth 1252fcf5ef2aSThomas Huth #define GEN_HANDLER2_E(name, onam, opc1, opc2, opc3, inval, type, type2) \ 1253fcf5ef2aSThomas Huth GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, type2) 1254fcf5ef2aSThomas Huth 1255fcf5ef2aSThomas Huth #define GEN_HANDLER_E_2(name, opc1, opc2, opc3, opc4, inval, type, type2) \ 1256fcf5ef2aSThomas Huth GEN_OPCODE3(name, opc1, opc2, opc3, opc4, inval, type, type2) 1257fcf5ef2aSThomas Huth 1258fcf5ef2aSThomas Huth #define GEN_HANDLER2_E_2(name, onam, opc1, opc2, opc3, opc4, inval, typ, typ2) \ 1259fcf5ef2aSThomas Huth GEN_OPCODE4(name, onam, opc1, opc2, opc3, opc4, inval, typ, typ2) 1260fcf5ef2aSThomas Huth 1261fcf5ef2aSThomas Huth typedef struct opcode_t { 1262fcf5ef2aSThomas Huth unsigned char opc1, opc2, opc3, opc4; 1263fcf5ef2aSThomas Huth #if HOST_LONG_BITS == 64 /* Explicitly align to 64 bits */ 1264fcf5ef2aSThomas Huth unsigned char pad[4]; 1265fcf5ef2aSThomas Huth #endif 1266fcf5ef2aSThomas Huth opc_handler_t handler; 1267fcf5ef2aSThomas Huth const char *oname; 1268fcf5ef2aSThomas Huth } opcode_t; 1269fcf5ef2aSThomas Huth 1270fcf5ef2aSThomas Huth /* Helpers for priv. check */ 1271fcf5ef2aSThomas Huth #define GEN_PRIV \ 1272fcf5ef2aSThomas Huth do { \ 1273fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_PRIV_OPC); return; \ 1274fcf5ef2aSThomas Huth } while (0) 1275fcf5ef2aSThomas Huth 1276fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 1277fcf5ef2aSThomas Huth #define CHK_HV GEN_PRIV 1278fcf5ef2aSThomas Huth #define CHK_SV GEN_PRIV 1279fcf5ef2aSThomas Huth #define CHK_HVRM GEN_PRIV 1280fcf5ef2aSThomas Huth #else 1281fcf5ef2aSThomas Huth #define CHK_HV \ 1282fcf5ef2aSThomas Huth do { \ 1283fcf5ef2aSThomas Huth if (unlikely(ctx->pr || !ctx->hv)) { \ 1284fcf5ef2aSThomas Huth GEN_PRIV; \ 1285fcf5ef2aSThomas Huth } \ 1286fcf5ef2aSThomas Huth } while (0) 1287fcf5ef2aSThomas Huth #define CHK_SV \ 1288fcf5ef2aSThomas Huth do { \ 1289fcf5ef2aSThomas Huth if (unlikely(ctx->pr)) { \ 1290fcf5ef2aSThomas Huth GEN_PRIV; \ 1291fcf5ef2aSThomas Huth } \ 1292fcf5ef2aSThomas Huth } while (0) 1293fcf5ef2aSThomas Huth #define CHK_HVRM \ 1294fcf5ef2aSThomas Huth do { \ 1295fcf5ef2aSThomas Huth if (unlikely(ctx->pr || !ctx->hv || ctx->dr)) { \ 1296fcf5ef2aSThomas Huth GEN_PRIV; \ 1297fcf5ef2aSThomas Huth } \ 1298fcf5ef2aSThomas Huth } while (0) 1299fcf5ef2aSThomas Huth #endif 1300fcf5ef2aSThomas Huth 1301fcf5ef2aSThomas Huth #define CHK_NONE 1302fcf5ef2aSThomas Huth 1303fcf5ef2aSThomas Huth /*****************************************************************************/ 1304fcf5ef2aSThomas Huth /* PowerPC instructions table */ 1305fcf5ef2aSThomas Huth 1306fcf5ef2aSThomas Huth #define GEN_OPCODE(name, op1, op2, op3, invl, _typ, _typ2) \ 1307fcf5ef2aSThomas Huth { \ 1308fcf5ef2aSThomas Huth .opc1 = op1, \ 1309fcf5ef2aSThomas Huth .opc2 = op2, \ 1310fcf5ef2aSThomas Huth .opc3 = op3, \ 1311fcf5ef2aSThomas Huth .opc4 = 0xff, \ 1312fcf5ef2aSThomas Huth .handler = { \ 1313fcf5ef2aSThomas Huth .inval1 = invl, \ 1314fcf5ef2aSThomas Huth .type = _typ, \ 1315fcf5ef2aSThomas Huth .type2 = _typ2, \ 1316fcf5ef2aSThomas Huth .handler = &gen_##name, \ 1317fcf5ef2aSThomas Huth }, \ 1318fcf5ef2aSThomas Huth .oname = stringify(name), \ 1319fcf5ef2aSThomas Huth } 1320fcf5ef2aSThomas Huth #define GEN_OPCODE_DUAL(name, op1, op2, op3, invl1, invl2, _typ, _typ2) \ 1321fcf5ef2aSThomas Huth { \ 1322fcf5ef2aSThomas Huth .opc1 = op1, \ 1323fcf5ef2aSThomas Huth .opc2 = op2, \ 1324fcf5ef2aSThomas Huth .opc3 = op3, \ 1325fcf5ef2aSThomas Huth .opc4 = 0xff, \ 1326fcf5ef2aSThomas Huth .handler = { \ 1327fcf5ef2aSThomas Huth .inval1 = invl1, \ 1328fcf5ef2aSThomas Huth .inval2 = invl2, \ 1329fcf5ef2aSThomas Huth .type = _typ, \ 1330fcf5ef2aSThomas Huth .type2 = _typ2, \ 1331fcf5ef2aSThomas Huth .handler = &gen_##name, \ 1332fcf5ef2aSThomas Huth }, \ 1333fcf5ef2aSThomas Huth .oname = stringify(name), \ 1334fcf5ef2aSThomas Huth } 1335fcf5ef2aSThomas Huth #define GEN_OPCODE2(name, onam, op1, op2, op3, invl, _typ, _typ2) \ 1336fcf5ef2aSThomas Huth { \ 1337fcf5ef2aSThomas Huth .opc1 = op1, \ 1338fcf5ef2aSThomas Huth .opc2 = op2, \ 1339fcf5ef2aSThomas Huth .opc3 = op3, \ 1340fcf5ef2aSThomas Huth .opc4 = 0xff, \ 1341fcf5ef2aSThomas Huth .handler = { \ 1342fcf5ef2aSThomas Huth .inval1 = invl, \ 1343fcf5ef2aSThomas Huth .type = _typ, \ 1344fcf5ef2aSThomas Huth .type2 = _typ2, \ 1345fcf5ef2aSThomas Huth .handler = &gen_##name, \ 1346fcf5ef2aSThomas Huth }, \ 1347fcf5ef2aSThomas Huth .oname = onam, \ 1348fcf5ef2aSThomas Huth } 1349fcf5ef2aSThomas Huth #define GEN_OPCODE3(name, op1, op2, op3, op4, invl, _typ, _typ2) \ 1350fcf5ef2aSThomas Huth { \ 1351fcf5ef2aSThomas Huth .opc1 = op1, \ 1352fcf5ef2aSThomas Huth .opc2 = op2, \ 1353fcf5ef2aSThomas Huth .opc3 = op3, \ 1354fcf5ef2aSThomas Huth .opc4 = op4, \ 1355fcf5ef2aSThomas Huth .handler = { \ 1356fcf5ef2aSThomas Huth .inval1 = invl, \ 1357fcf5ef2aSThomas Huth .type = _typ, \ 1358fcf5ef2aSThomas Huth .type2 = _typ2, \ 1359fcf5ef2aSThomas Huth .handler = &gen_##name, \ 1360fcf5ef2aSThomas Huth }, \ 1361fcf5ef2aSThomas Huth .oname = stringify(name), \ 1362fcf5ef2aSThomas Huth } 1363fcf5ef2aSThomas Huth #define GEN_OPCODE4(name, onam, op1, op2, op3, op4, invl, _typ, _typ2) \ 1364fcf5ef2aSThomas Huth { \ 1365fcf5ef2aSThomas Huth .opc1 = op1, \ 1366fcf5ef2aSThomas Huth .opc2 = op2, \ 1367fcf5ef2aSThomas Huth .opc3 = op3, \ 1368fcf5ef2aSThomas Huth .opc4 = op4, \ 1369fcf5ef2aSThomas Huth .handler = { \ 1370fcf5ef2aSThomas Huth .inval1 = invl, \ 1371fcf5ef2aSThomas Huth .type = _typ, \ 1372fcf5ef2aSThomas Huth .type2 = _typ2, \ 1373fcf5ef2aSThomas Huth .handler = &gen_##name, \ 1374fcf5ef2aSThomas Huth }, \ 1375fcf5ef2aSThomas Huth .oname = onam, \ 1376fcf5ef2aSThomas Huth } 1377fcf5ef2aSThomas Huth 1378fcf5ef2aSThomas Huth /* Invalid instruction */ 1379fcf5ef2aSThomas Huth static void gen_invalid(DisasContext *ctx) 1380fcf5ef2aSThomas Huth { 1381fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 1382fcf5ef2aSThomas Huth } 1383fcf5ef2aSThomas Huth 1384fcf5ef2aSThomas Huth static opc_handler_t invalid_handler = { 1385fcf5ef2aSThomas Huth .inval1 = 0xFFFFFFFF, 1386fcf5ef2aSThomas Huth .inval2 = 0xFFFFFFFF, 1387fcf5ef2aSThomas Huth .type = PPC_NONE, 1388fcf5ef2aSThomas Huth .type2 = PPC_NONE, 1389fcf5ef2aSThomas Huth .handler = gen_invalid, 1390fcf5ef2aSThomas Huth }; 1391fcf5ef2aSThomas Huth 1392fcf5ef2aSThomas Huth /*** Integer comparison ***/ 1393fcf5ef2aSThomas Huth 1394fcf5ef2aSThomas Huth static inline void gen_op_cmp(TCGv arg0, TCGv arg1, int s, int crf) 1395fcf5ef2aSThomas Huth { 1396fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 1397b62b3686Spbonzini@redhat.com TCGv t1 = tcg_temp_new(); 1398b62b3686Spbonzini@redhat.com TCGv_i32 t = tcg_temp_new_i32(); 1399fcf5ef2aSThomas Huth 1400b62b3686Spbonzini@redhat.com tcg_gen_movi_tl(t0, CRF_EQ); 1401b62b3686Spbonzini@redhat.com tcg_gen_movi_tl(t1, CRF_LT); 1402efe843d8SDavid Gibson tcg_gen_movcond_tl((s ? TCG_COND_LT : TCG_COND_LTU), 1403efe843d8SDavid Gibson t0, arg0, arg1, t1, t0); 1404b62b3686Spbonzini@redhat.com tcg_gen_movi_tl(t1, CRF_GT); 1405efe843d8SDavid Gibson tcg_gen_movcond_tl((s ? TCG_COND_GT : TCG_COND_GTU), 1406efe843d8SDavid Gibson t0, arg0, arg1, t1, t0); 1407b62b3686Spbonzini@redhat.com 1408b62b3686Spbonzini@redhat.com tcg_gen_trunc_tl_i32(t, t0); 1409fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(cpu_crf[crf], cpu_so); 1410b62b3686Spbonzini@redhat.com tcg_gen_or_i32(cpu_crf[crf], cpu_crf[crf], t); 1411fcf5ef2aSThomas Huth 1412fcf5ef2aSThomas Huth tcg_temp_free(t0); 1413b62b3686Spbonzini@redhat.com tcg_temp_free(t1); 1414b62b3686Spbonzini@redhat.com tcg_temp_free_i32(t); 1415fcf5ef2aSThomas Huth } 1416fcf5ef2aSThomas Huth 1417fcf5ef2aSThomas Huth static inline void gen_op_cmpi(TCGv arg0, target_ulong arg1, int s, int crf) 1418fcf5ef2aSThomas Huth { 1419fcf5ef2aSThomas Huth TCGv t0 = tcg_const_tl(arg1); 1420fcf5ef2aSThomas Huth gen_op_cmp(arg0, t0, s, crf); 1421fcf5ef2aSThomas Huth tcg_temp_free(t0); 1422fcf5ef2aSThomas Huth } 1423fcf5ef2aSThomas Huth 1424fcf5ef2aSThomas Huth static inline void gen_op_cmp32(TCGv arg0, TCGv arg1, int s, int crf) 1425fcf5ef2aSThomas Huth { 1426fcf5ef2aSThomas Huth TCGv t0, t1; 1427fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 1428fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 1429fcf5ef2aSThomas Huth if (s) { 1430fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(t0, arg0); 1431fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(t1, arg1); 1432fcf5ef2aSThomas Huth } else { 1433fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(t0, arg0); 1434fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(t1, arg1); 1435fcf5ef2aSThomas Huth } 1436fcf5ef2aSThomas Huth gen_op_cmp(t0, t1, s, crf); 1437fcf5ef2aSThomas Huth tcg_temp_free(t1); 1438fcf5ef2aSThomas Huth tcg_temp_free(t0); 1439fcf5ef2aSThomas Huth } 1440fcf5ef2aSThomas Huth 1441fcf5ef2aSThomas Huth static inline void gen_op_cmpi32(TCGv arg0, target_ulong arg1, int s, int crf) 1442fcf5ef2aSThomas Huth { 1443fcf5ef2aSThomas Huth TCGv t0 = tcg_const_tl(arg1); 1444fcf5ef2aSThomas Huth gen_op_cmp32(arg0, t0, s, crf); 1445fcf5ef2aSThomas Huth tcg_temp_free(t0); 1446fcf5ef2aSThomas Huth } 1447fcf5ef2aSThomas Huth 1448fcf5ef2aSThomas Huth static inline void gen_set_Rc0(DisasContext *ctx, TCGv reg) 1449fcf5ef2aSThomas Huth { 1450fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 1451fcf5ef2aSThomas Huth gen_op_cmpi32(reg, 0, 1, 0); 1452fcf5ef2aSThomas Huth } else { 1453fcf5ef2aSThomas Huth gen_op_cmpi(reg, 0, 1, 0); 1454fcf5ef2aSThomas Huth } 1455fcf5ef2aSThomas Huth } 1456fcf5ef2aSThomas Huth 1457fcf5ef2aSThomas Huth /* cmprb - range comparison: isupper, isaplha, islower*/ 1458fcf5ef2aSThomas Huth static void gen_cmprb(DisasContext *ctx) 1459fcf5ef2aSThomas Huth { 1460fcf5ef2aSThomas Huth TCGv_i32 src1 = tcg_temp_new_i32(); 1461fcf5ef2aSThomas Huth TCGv_i32 src2 = tcg_temp_new_i32(); 1462fcf5ef2aSThomas Huth TCGv_i32 src2lo = tcg_temp_new_i32(); 1463fcf5ef2aSThomas Huth TCGv_i32 src2hi = tcg_temp_new_i32(); 1464fcf5ef2aSThomas Huth TCGv_i32 crf = cpu_crf[crfD(ctx->opcode)]; 1465fcf5ef2aSThomas Huth 1466fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(src1, cpu_gpr[rA(ctx->opcode)]); 1467fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(src2, cpu_gpr[rB(ctx->opcode)]); 1468fcf5ef2aSThomas Huth 1469fcf5ef2aSThomas Huth tcg_gen_andi_i32(src1, src1, 0xFF); 1470fcf5ef2aSThomas Huth tcg_gen_ext8u_i32(src2lo, src2); 1471fcf5ef2aSThomas Huth tcg_gen_shri_i32(src2, src2, 8); 1472fcf5ef2aSThomas Huth tcg_gen_ext8u_i32(src2hi, src2); 1473fcf5ef2aSThomas Huth 1474fcf5ef2aSThomas Huth tcg_gen_setcond_i32(TCG_COND_LEU, src2lo, src2lo, src1); 1475fcf5ef2aSThomas Huth tcg_gen_setcond_i32(TCG_COND_LEU, src2hi, src1, src2hi); 1476fcf5ef2aSThomas Huth tcg_gen_and_i32(crf, src2lo, src2hi); 1477fcf5ef2aSThomas Huth 1478fcf5ef2aSThomas Huth if (ctx->opcode & 0x00200000) { 1479fcf5ef2aSThomas Huth tcg_gen_shri_i32(src2, src2, 8); 1480fcf5ef2aSThomas Huth tcg_gen_ext8u_i32(src2lo, src2); 1481fcf5ef2aSThomas Huth tcg_gen_shri_i32(src2, src2, 8); 1482fcf5ef2aSThomas Huth tcg_gen_ext8u_i32(src2hi, src2); 1483fcf5ef2aSThomas Huth tcg_gen_setcond_i32(TCG_COND_LEU, src2lo, src2lo, src1); 1484fcf5ef2aSThomas Huth tcg_gen_setcond_i32(TCG_COND_LEU, src2hi, src1, src2hi); 1485fcf5ef2aSThomas Huth tcg_gen_and_i32(src2lo, src2lo, src2hi); 1486fcf5ef2aSThomas Huth tcg_gen_or_i32(crf, crf, src2lo); 1487fcf5ef2aSThomas Huth } 1488efa73196SNikunj A Dadhania tcg_gen_shli_i32(crf, crf, CRF_GT_BIT); 1489fcf5ef2aSThomas Huth tcg_temp_free_i32(src1); 1490fcf5ef2aSThomas Huth tcg_temp_free_i32(src2); 1491fcf5ef2aSThomas Huth tcg_temp_free_i32(src2lo); 1492fcf5ef2aSThomas Huth tcg_temp_free_i32(src2hi); 1493fcf5ef2aSThomas Huth } 1494fcf5ef2aSThomas Huth 1495fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 1496fcf5ef2aSThomas Huth /* cmpeqb */ 1497fcf5ef2aSThomas Huth static void gen_cmpeqb(DisasContext *ctx) 1498fcf5ef2aSThomas Huth { 1499fcf5ef2aSThomas Huth gen_helper_cmpeqb(cpu_crf[crfD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 1500fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 1501fcf5ef2aSThomas Huth } 1502fcf5ef2aSThomas Huth #endif 1503fcf5ef2aSThomas Huth 1504fcf5ef2aSThomas Huth /* isel (PowerPC 2.03 specification) */ 1505fcf5ef2aSThomas Huth static void gen_isel(DisasContext *ctx) 1506fcf5ef2aSThomas Huth { 1507fcf5ef2aSThomas Huth uint32_t bi = rC(ctx->opcode); 1508fcf5ef2aSThomas Huth uint32_t mask = 0x08 >> (bi & 0x03); 1509fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 1510fcf5ef2aSThomas Huth TCGv zr; 1511fcf5ef2aSThomas Huth 1512fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(t0, cpu_crf[bi >> 2]); 1513fcf5ef2aSThomas Huth tcg_gen_andi_tl(t0, t0, mask); 1514fcf5ef2aSThomas Huth 1515fcf5ef2aSThomas Huth zr = tcg_const_tl(0); 1516fcf5ef2aSThomas Huth tcg_gen_movcond_tl(TCG_COND_NE, cpu_gpr[rD(ctx->opcode)], t0, zr, 1517fcf5ef2aSThomas Huth rA(ctx->opcode) ? cpu_gpr[rA(ctx->opcode)] : zr, 1518fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 1519fcf5ef2aSThomas Huth tcg_temp_free(zr); 1520fcf5ef2aSThomas Huth tcg_temp_free(t0); 1521fcf5ef2aSThomas Huth } 1522fcf5ef2aSThomas Huth 1523fcf5ef2aSThomas Huth /* cmpb: PowerPC 2.05 specification */ 1524fcf5ef2aSThomas Huth static void gen_cmpb(DisasContext *ctx) 1525fcf5ef2aSThomas Huth { 1526fcf5ef2aSThomas Huth gen_helper_cmpb(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 1527fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 1528fcf5ef2aSThomas Huth } 1529fcf5ef2aSThomas Huth 1530fcf5ef2aSThomas Huth /*** Integer arithmetic ***/ 1531fcf5ef2aSThomas Huth 1532fcf5ef2aSThomas Huth static inline void gen_op_arith_compute_ov(DisasContext *ctx, TCGv arg0, 1533fcf5ef2aSThomas Huth TCGv arg1, TCGv arg2, int sub) 1534fcf5ef2aSThomas Huth { 1535fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 1536fcf5ef2aSThomas Huth 1537fcf5ef2aSThomas Huth tcg_gen_xor_tl(cpu_ov, arg0, arg2); 1538fcf5ef2aSThomas Huth tcg_gen_xor_tl(t0, arg1, arg2); 1539fcf5ef2aSThomas Huth if (sub) { 1540fcf5ef2aSThomas Huth tcg_gen_and_tl(cpu_ov, cpu_ov, t0); 1541fcf5ef2aSThomas Huth } else { 1542fcf5ef2aSThomas Huth tcg_gen_andc_tl(cpu_ov, cpu_ov, t0); 1543fcf5ef2aSThomas Huth } 1544fcf5ef2aSThomas Huth tcg_temp_free(t0); 1545fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 1546dc0ad844SNikunj A Dadhania tcg_gen_extract_tl(cpu_ov, cpu_ov, 31, 1); 1547dc0ad844SNikunj A Dadhania if (is_isa300(ctx)) { 1548dc0ad844SNikunj A Dadhania tcg_gen_mov_tl(cpu_ov32, cpu_ov); 1549fcf5ef2aSThomas Huth } 1550dc0ad844SNikunj A Dadhania } else { 1551dc0ad844SNikunj A Dadhania if (is_isa300(ctx)) { 1552dc0ad844SNikunj A Dadhania tcg_gen_extract_tl(cpu_ov32, cpu_ov, 31, 1); 1553dc0ad844SNikunj A Dadhania } 155438a61d34SNikunj A Dadhania tcg_gen_extract_tl(cpu_ov, cpu_ov, TARGET_LONG_BITS - 1, 1); 1555dc0ad844SNikunj A Dadhania } 1556fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov); 1557fcf5ef2aSThomas Huth } 1558fcf5ef2aSThomas Huth 15596b10d008SNikunj A Dadhania static inline void gen_op_arith_compute_ca32(DisasContext *ctx, 15606b10d008SNikunj A Dadhania TCGv res, TCGv arg0, TCGv arg1, 15614c5920afSSuraj Jitindar Singh TCGv ca32, int sub) 15626b10d008SNikunj A Dadhania { 15636b10d008SNikunj A Dadhania TCGv t0; 15646b10d008SNikunj A Dadhania 15656b10d008SNikunj A Dadhania if (!is_isa300(ctx)) { 15666b10d008SNikunj A Dadhania return; 15676b10d008SNikunj A Dadhania } 15686b10d008SNikunj A Dadhania 15696b10d008SNikunj A Dadhania t0 = tcg_temp_new(); 157033903d0aSNikunj A Dadhania if (sub) { 157133903d0aSNikunj A Dadhania tcg_gen_eqv_tl(t0, arg0, arg1); 157233903d0aSNikunj A Dadhania } else { 15736b10d008SNikunj A Dadhania tcg_gen_xor_tl(t0, arg0, arg1); 157433903d0aSNikunj A Dadhania } 15756b10d008SNikunj A Dadhania tcg_gen_xor_tl(t0, t0, res); 15764c5920afSSuraj Jitindar Singh tcg_gen_extract_tl(ca32, t0, 32, 1); 15776b10d008SNikunj A Dadhania tcg_temp_free(t0); 15786b10d008SNikunj A Dadhania } 15796b10d008SNikunj A Dadhania 1580fcf5ef2aSThomas Huth /* Common add function */ 1581fcf5ef2aSThomas Huth static inline void gen_op_arith_add(DisasContext *ctx, TCGv ret, TCGv arg1, 15824c5920afSSuraj Jitindar Singh TCGv arg2, TCGv ca, TCGv ca32, 15834c5920afSSuraj Jitindar Singh bool add_ca, bool compute_ca, 1584fcf5ef2aSThomas Huth bool compute_ov, bool compute_rc0) 1585fcf5ef2aSThomas Huth { 1586fcf5ef2aSThomas Huth TCGv t0 = ret; 1587fcf5ef2aSThomas Huth 1588fcf5ef2aSThomas Huth if (compute_ca || compute_ov) { 1589fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 1590fcf5ef2aSThomas Huth } 1591fcf5ef2aSThomas Huth 1592fcf5ef2aSThomas Huth if (compute_ca) { 1593fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 1594efe843d8SDavid Gibson /* 1595efe843d8SDavid Gibson * Caution: a non-obvious corner case of the spec is that 1596efe843d8SDavid Gibson * we must produce the *entire* 64-bit addition, but 1597efe843d8SDavid Gibson * produce the carry into bit 32. 1598efe843d8SDavid Gibson */ 1599fcf5ef2aSThomas Huth TCGv t1 = tcg_temp_new(); 1600fcf5ef2aSThomas Huth tcg_gen_xor_tl(t1, arg1, arg2); /* add without carry */ 1601fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, arg1, arg2); 1602fcf5ef2aSThomas Huth if (add_ca) { 16034c5920afSSuraj Jitindar Singh tcg_gen_add_tl(t0, t0, ca); 1604fcf5ef2aSThomas Huth } 16054c5920afSSuraj Jitindar Singh tcg_gen_xor_tl(ca, t0, t1); /* bits changed w/ carry */ 1606fcf5ef2aSThomas Huth tcg_temp_free(t1); 16074c5920afSSuraj Jitindar Singh tcg_gen_extract_tl(ca, ca, 32, 1); 16086b10d008SNikunj A Dadhania if (is_isa300(ctx)) { 16094c5920afSSuraj Jitindar Singh tcg_gen_mov_tl(ca32, ca); 16106b10d008SNikunj A Dadhania } 1611fcf5ef2aSThomas Huth } else { 1612fcf5ef2aSThomas Huth TCGv zero = tcg_const_tl(0); 1613fcf5ef2aSThomas Huth if (add_ca) { 16144c5920afSSuraj Jitindar Singh tcg_gen_add2_tl(t0, ca, arg1, zero, ca, zero); 16154c5920afSSuraj Jitindar Singh tcg_gen_add2_tl(t0, ca, t0, ca, arg2, zero); 1616fcf5ef2aSThomas Huth } else { 16174c5920afSSuraj Jitindar Singh tcg_gen_add2_tl(t0, ca, arg1, zero, arg2, zero); 1618fcf5ef2aSThomas Huth } 16194c5920afSSuraj Jitindar Singh gen_op_arith_compute_ca32(ctx, t0, arg1, arg2, ca32, 0); 1620fcf5ef2aSThomas Huth tcg_temp_free(zero); 1621fcf5ef2aSThomas Huth } 1622fcf5ef2aSThomas Huth } else { 1623fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, arg1, arg2); 1624fcf5ef2aSThomas Huth if (add_ca) { 16254c5920afSSuraj Jitindar Singh tcg_gen_add_tl(t0, t0, ca); 1626fcf5ef2aSThomas Huth } 1627fcf5ef2aSThomas Huth } 1628fcf5ef2aSThomas Huth 1629fcf5ef2aSThomas Huth if (compute_ov) { 1630fcf5ef2aSThomas Huth gen_op_arith_compute_ov(ctx, t0, arg1, arg2, 0); 1631fcf5ef2aSThomas Huth } 1632fcf5ef2aSThomas Huth if (unlikely(compute_rc0)) { 1633fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t0); 1634fcf5ef2aSThomas Huth } 1635fcf5ef2aSThomas Huth 163611f4e8f8SRichard Henderson if (t0 != ret) { 1637fcf5ef2aSThomas Huth tcg_gen_mov_tl(ret, t0); 1638fcf5ef2aSThomas Huth tcg_temp_free(t0); 1639fcf5ef2aSThomas Huth } 1640fcf5ef2aSThomas Huth } 1641fcf5ef2aSThomas Huth /* Add functions with two operands */ 16424c5920afSSuraj Jitindar Singh #define GEN_INT_ARITH_ADD(name, opc3, ca, add_ca, compute_ca, compute_ov) \ 1643fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1644fcf5ef2aSThomas Huth { \ 1645fcf5ef2aSThomas Huth gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], \ 1646fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 16474c5920afSSuraj Jitindar Singh ca, glue(ca, 32), \ 1648fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \ 1649fcf5ef2aSThomas Huth } 1650fcf5ef2aSThomas Huth /* Add functions with one operand and one immediate */ 16514c5920afSSuraj Jitindar Singh #define GEN_INT_ARITH_ADD_CONST(name, opc3, const_val, ca, \ 1652fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov) \ 1653fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1654fcf5ef2aSThomas Huth { \ 1655fcf5ef2aSThomas Huth TCGv t0 = tcg_const_tl(const_val); \ 1656fcf5ef2aSThomas Huth gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], \ 1657fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], t0, \ 16584c5920afSSuraj Jitindar Singh ca, glue(ca, 32), \ 1659fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \ 1660fcf5ef2aSThomas Huth tcg_temp_free(t0); \ 1661fcf5ef2aSThomas Huth } 1662fcf5ef2aSThomas Huth 1663fcf5ef2aSThomas Huth /* add add. addo addo. */ 16644c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(add, 0x08, cpu_ca, 0, 0, 0) 16654c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(addo, 0x18, cpu_ca, 0, 0, 1) 1666fcf5ef2aSThomas Huth /* addc addc. addco addco. */ 16674c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(addc, 0x00, cpu_ca, 0, 1, 0) 16684c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(addco, 0x10, cpu_ca, 0, 1, 1) 1669fcf5ef2aSThomas Huth /* adde adde. addeo addeo. */ 16704c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(adde, 0x04, cpu_ca, 1, 1, 0) 16714c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(addeo, 0x14, cpu_ca, 1, 1, 1) 1672fcf5ef2aSThomas Huth /* addme addme. addmeo addmeo. */ 16734c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD_CONST(addme, 0x07, -1LL, cpu_ca, 1, 1, 0) 16744c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD_CONST(addmeo, 0x17, -1LL, cpu_ca, 1, 1, 1) 16754c5920afSSuraj Jitindar Singh /* addex */ 16764c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD(addex, 0x05, cpu_ov, 1, 1, 0); 1677fcf5ef2aSThomas Huth /* addze addze. addzeo addzeo.*/ 16784c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD_CONST(addze, 0x06, 0, cpu_ca, 1, 1, 0) 16794c5920afSSuraj Jitindar Singh GEN_INT_ARITH_ADD_CONST(addzeo, 0x16, 0, cpu_ca, 1, 1, 1) 1680fcf5ef2aSThomas Huth /* addic addic.*/ 1681fcf5ef2aSThomas Huth static inline void gen_op_addic(DisasContext *ctx, bool compute_rc0) 1682fcf5ef2aSThomas Huth { 1683fcf5ef2aSThomas Huth TCGv c = tcg_const_tl(SIMM(ctx->opcode)); 1684fcf5ef2aSThomas Huth gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 16854c5920afSSuraj Jitindar Singh c, cpu_ca, cpu_ca32, 0, 1, 0, compute_rc0); 1686fcf5ef2aSThomas Huth tcg_temp_free(c); 1687fcf5ef2aSThomas Huth } 1688fcf5ef2aSThomas Huth 1689fcf5ef2aSThomas Huth static void gen_addic(DisasContext *ctx) 1690fcf5ef2aSThomas Huth { 1691fcf5ef2aSThomas Huth gen_op_addic(ctx, 0); 1692fcf5ef2aSThomas Huth } 1693fcf5ef2aSThomas Huth 1694fcf5ef2aSThomas Huth static void gen_addic_(DisasContext *ctx) 1695fcf5ef2aSThomas Huth { 1696fcf5ef2aSThomas Huth gen_op_addic(ctx, 1); 1697fcf5ef2aSThomas Huth } 1698fcf5ef2aSThomas Huth 1699fcf5ef2aSThomas Huth static inline void gen_op_arith_divw(DisasContext *ctx, TCGv ret, TCGv arg1, 1700fcf5ef2aSThomas Huth TCGv arg2, int sign, int compute_ov) 1701fcf5ef2aSThomas Huth { 1702fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 1703fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 1704fcf5ef2aSThomas Huth TCGv_i32 t2 = tcg_temp_new_i32(); 1705fcf5ef2aSThomas Huth TCGv_i32 t3 = tcg_temp_new_i32(); 1706fcf5ef2aSThomas Huth 1707fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, arg1); 1708fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, arg2); 1709fcf5ef2aSThomas Huth if (sign) { 1710fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t2, t0, INT_MIN); 1711fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t3, t1, -1); 1712fcf5ef2aSThomas Huth tcg_gen_and_i32(t2, t2, t3); 1713fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t3, t1, 0); 1714fcf5ef2aSThomas Huth tcg_gen_or_i32(t2, t2, t3); 1715fcf5ef2aSThomas Huth tcg_gen_movi_i32(t3, 0); 1716fcf5ef2aSThomas Huth tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); 1717fcf5ef2aSThomas Huth tcg_gen_div_i32(t3, t0, t1); 1718fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(ret, t3); 1719fcf5ef2aSThomas Huth } else { 1720fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t2, t1, 0); 1721fcf5ef2aSThomas Huth tcg_gen_movi_i32(t3, 0); 1722fcf5ef2aSThomas Huth tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); 1723fcf5ef2aSThomas Huth tcg_gen_divu_i32(t3, t0, t1); 1724fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(ret, t3); 1725fcf5ef2aSThomas Huth } 1726fcf5ef2aSThomas Huth if (compute_ov) { 1727fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_ov, t2); 1728c44027ffSNikunj A Dadhania if (is_isa300(ctx)) { 1729c44027ffSNikunj A Dadhania tcg_gen_extu_i32_tl(cpu_ov32, t2); 1730c44027ffSNikunj A Dadhania } 1731fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov); 1732fcf5ef2aSThomas Huth } 1733fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 1734fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 1735fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 1736fcf5ef2aSThomas Huth tcg_temp_free_i32(t3); 1737fcf5ef2aSThomas Huth 1738efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 1739fcf5ef2aSThomas Huth gen_set_Rc0(ctx, ret); 1740fcf5ef2aSThomas Huth } 1741efe843d8SDavid Gibson } 1742fcf5ef2aSThomas Huth /* Div functions */ 1743fcf5ef2aSThomas Huth #define GEN_INT_ARITH_DIVW(name, opc3, sign, compute_ov) \ 1744fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1745fcf5ef2aSThomas Huth { \ 1746fcf5ef2aSThomas Huth gen_op_arith_divw(ctx, cpu_gpr[rD(ctx->opcode)], \ 1747fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 1748fcf5ef2aSThomas Huth sign, compute_ov); \ 1749fcf5ef2aSThomas Huth } 1750fcf5ef2aSThomas Huth /* divwu divwu. divwuo divwuo. */ 1751fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwu, 0x0E, 0, 0); 1752fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwuo, 0x1E, 0, 1); 1753fcf5ef2aSThomas Huth /* divw divw. divwo divwo. */ 1754fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divw, 0x0F, 1, 0); 1755fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwo, 0x1F, 1, 1); 1756fcf5ef2aSThomas Huth 1757fcf5ef2aSThomas Huth /* div[wd]eu[o][.] */ 1758fcf5ef2aSThomas Huth #define GEN_DIVE(name, hlpr, compute_ov) \ 1759fcf5ef2aSThomas Huth static void gen_##name(DisasContext *ctx) \ 1760fcf5ef2aSThomas Huth { \ 1761fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(compute_ov); \ 1762fcf5ef2aSThomas Huth gen_helper_##hlpr(cpu_gpr[rD(ctx->opcode)], cpu_env, \ 1763fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], t0); \ 1764fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); \ 1765fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { \ 1766fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); \ 1767fcf5ef2aSThomas Huth } \ 1768fcf5ef2aSThomas Huth } 1769fcf5ef2aSThomas Huth 1770fcf5ef2aSThomas Huth GEN_DIVE(divweu, divweu, 0); 1771fcf5ef2aSThomas Huth GEN_DIVE(divweuo, divweu, 1); 1772fcf5ef2aSThomas Huth GEN_DIVE(divwe, divwe, 0); 1773fcf5ef2aSThomas Huth GEN_DIVE(divweo, divwe, 1); 1774fcf5ef2aSThomas Huth 1775fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 1776fcf5ef2aSThomas Huth static inline void gen_op_arith_divd(DisasContext *ctx, TCGv ret, TCGv arg1, 1777fcf5ef2aSThomas Huth TCGv arg2, int sign, int compute_ov) 1778fcf5ef2aSThomas Huth { 1779fcf5ef2aSThomas Huth TCGv_i64 t0 = tcg_temp_new_i64(); 1780fcf5ef2aSThomas Huth TCGv_i64 t1 = tcg_temp_new_i64(); 1781fcf5ef2aSThomas Huth TCGv_i64 t2 = tcg_temp_new_i64(); 1782fcf5ef2aSThomas Huth TCGv_i64 t3 = tcg_temp_new_i64(); 1783fcf5ef2aSThomas Huth 1784fcf5ef2aSThomas Huth tcg_gen_mov_i64(t0, arg1); 1785fcf5ef2aSThomas Huth tcg_gen_mov_i64(t1, arg2); 1786fcf5ef2aSThomas Huth if (sign) { 1787fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t2, t0, INT64_MIN); 1788fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t3, t1, -1); 1789fcf5ef2aSThomas Huth tcg_gen_and_i64(t2, t2, t3); 1790fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t3, t1, 0); 1791fcf5ef2aSThomas Huth tcg_gen_or_i64(t2, t2, t3); 1792fcf5ef2aSThomas Huth tcg_gen_movi_i64(t3, 0); 1793fcf5ef2aSThomas Huth tcg_gen_movcond_i64(TCG_COND_NE, t1, t2, t3, t2, t1); 1794fcf5ef2aSThomas Huth tcg_gen_div_i64(ret, t0, t1); 1795fcf5ef2aSThomas Huth } else { 1796fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t2, t1, 0); 1797fcf5ef2aSThomas Huth tcg_gen_movi_i64(t3, 0); 1798fcf5ef2aSThomas Huth tcg_gen_movcond_i64(TCG_COND_NE, t1, t2, t3, t2, t1); 1799fcf5ef2aSThomas Huth tcg_gen_divu_i64(ret, t0, t1); 1800fcf5ef2aSThomas Huth } 1801fcf5ef2aSThomas Huth if (compute_ov) { 1802fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_ov, t2); 1803c44027ffSNikunj A Dadhania if (is_isa300(ctx)) { 1804c44027ffSNikunj A Dadhania tcg_gen_mov_tl(cpu_ov32, t2); 1805c44027ffSNikunj A Dadhania } 1806fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov); 1807fcf5ef2aSThomas Huth } 1808fcf5ef2aSThomas Huth tcg_temp_free_i64(t0); 1809fcf5ef2aSThomas Huth tcg_temp_free_i64(t1); 1810fcf5ef2aSThomas Huth tcg_temp_free_i64(t2); 1811fcf5ef2aSThomas Huth tcg_temp_free_i64(t3); 1812fcf5ef2aSThomas Huth 1813efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 1814fcf5ef2aSThomas Huth gen_set_Rc0(ctx, ret); 1815fcf5ef2aSThomas Huth } 1816efe843d8SDavid Gibson } 1817fcf5ef2aSThomas Huth 1818fcf5ef2aSThomas Huth #define GEN_INT_ARITH_DIVD(name, opc3, sign, compute_ov) \ 1819fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1820fcf5ef2aSThomas Huth { \ 1821fcf5ef2aSThomas Huth gen_op_arith_divd(ctx, cpu_gpr[rD(ctx->opcode)], \ 1822fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 1823fcf5ef2aSThomas Huth sign, compute_ov); \ 1824fcf5ef2aSThomas Huth } 1825c44027ffSNikunj A Dadhania /* divdu divdu. divduo divduo. */ 1826fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divdu, 0x0E, 0, 0); 1827fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divduo, 0x1E, 0, 1); 1828c44027ffSNikunj A Dadhania /* divd divd. divdo divdo. */ 1829fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divd, 0x0F, 1, 0); 1830fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divdo, 0x1F, 1, 1); 1831fcf5ef2aSThomas Huth 1832fcf5ef2aSThomas Huth GEN_DIVE(divdeu, divdeu, 0); 1833fcf5ef2aSThomas Huth GEN_DIVE(divdeuo, divdeu, 1); 1834fcf5ef2aSThomas Huth GEN_DIVE(divde, divde, 0); 1835fcf5ef2aSThomas Huth GEN_DIVE(divdeo, divde, 1); 1836fcf5ef2aSThomas Huth #endif 1837fcf5ef2aSThomas Huth 1838fcf5ef2aSThomas Huth static inline void gen_op_arith_modw(DisasContext *ctx, TCGv ret, TCGv arg1, 1839fcf5ef2aSThomas Huth TCGv arg2, int sign) 1840fcf5ef2aSThomas Huth { 1841fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 1842fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 1843fcf5ef2aSThomas Huth 1844fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, arg1); 1845fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, arg2); 1846fcf5ef2aSThomas Huth if (sign) { 1847fcf5ef2aSThomas Huth TCGv_i32 t2 = tcg_temp_new_i32(); 1848fcf5ef2aSThomas Huth TCGv_i32 t3 = tcg_temp_new_i32(); 1849fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t2, t0, INT_MIN); 1850fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t3, t1, -1); 1851fcf5ef2aSThomas Huth tcg_gen_and_i32(t2, t2, t3); 1852fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_EQ, t3, t1, 0); 1853fcf5ef2aSThomas Huth tcg_gen_or_i32(t2, t2, t3); 1854fcf5ef2aSThomas Huth tcg_gen_movi_i32(t3, 0); 1855fcf5ef2aSThomas Huth tcg_gen_movcond_i32(TCG_COND_NE, t1, t2, t3, t2, t1); 1856fcf5ef2aSThomas Huth tcg_gen_rem_i32(t3, t0, t1); 1857fcf5ef2aSThomas Huth tcg_gen_ext_i32_tl(ret, t3); 1858fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 1859fcf5ef2aSThomas Huth tcg_temp_free_i32(t3); 1860fcf5ef2aSThomas Huth } else { 1861fcf5ef2aSThomas Huth TCGv_i32 t2 = tcg_const_i32(1); 1862fcf5ef2aSThomas Huth TCGv_i32 t3 = tcg_const_i32(0); 1863fcf5ef2aSThomas Huth tcg_gen_movcond_i32(TCG_COND_EQ, t1, t1, t3, t2, t1); 1864fcf5ef2aSThomas Huth tcg_gen_remu_i32(t3, t0, t1); 1865fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(ret, t3); 1866fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 1867fcf5ef2aSThomas Huth tcg_temp_free_i32(t3); 1868fcf5ef2aSThomas Huth } 1869fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 1870fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 1871fcf5ef2aSThomas Huth } 1872fcf5ef2aSThomas Huth 1873fcf5ef2aSThomas Huth #define GEN_INT_ARITH_MODW(name, opc3, sign) \ 1874fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1875fcf5ef2aSThomas Huth { \ 1876fcf5ef2aSThomas Huth gen_op_arith_modw(ctx, cpu_gpr[rD(ctx->opcode)], \ 1877fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 1878fcf5ef2aSThomas Huth sign); \ 1879fcf5ef2aSThomas Huth } 1880fcf5ef2aSThomas Huth 1881fcf5ef2aSThomas Huth GEN_INT_ARITH_MODW(moduw, 0x08, 0); 1882fcf5ef2aSThomas Huth GEN_INT_ARITH_MODW(modsw, 0x18, 1); 1883fcf5ef2aSThomas Huth 1884fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 1885fcf5ef2aSThomas Huth static inline void gen_op_arith_modd(DisasContext *ctx, TCGv ret, TCGv arg1, 1886fcf5ef2aSThomas Huth TCGv arg2, int sign) 1887fcf5ef2aSThomas Huth { 1888fcf5ef2aSThomas Huth TCGv_i64 t0 = tcg_temp_new_i64(); 1889fcf5ef2aSThomas Huth TCGv_i64 t1 = tcg_temp_new_i64(); 1890fcf5ef2aSThomas Huth 1891fcf5ef2aSThomas Huth tcg_gen_mov_i64(t0, arg1); 1892fcf5ef2aSThomas Huth tcg_gen_mov_i64(t1, arg2); 1893fcf5ef2aSThomas Huth if (sign) { 1894fcf5ef2aSThomas Huth TCGv_i64 t2 = tcg_temp_new_i64(); 1895fcf5ef2aSThomas Huth TCGv_i64 t3 = tcg_temp_new_i64(); 1896fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t2, t0, INT64_MIN); 1897fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t3, t1, -1); 1898fcf5ef2aSThomas Huth tcg_gen_and_i64(t2, t2, t3); 1899fcf5ef2aSThomas Huth tcg_gen_setcondi_i64(TCG_COND_EQ, t3, t1, 0); 1900fcf5ef2aSThomas Huth tcg_gen_or_i64(t2, t2, t3); 1901fcf5ef2aSThomas Huth tcg_gen_movi_i64(t3, 0); 1902fcf5ef2aSThomas Huth tcg_gen_movcond_i64(TCG_COND_NE, t1, t2, t3, t2, t1); 1903fcf5ef2aSThomas Huth tcg_gen_rem_i64(ret, t0, t1); 1904fcf5ef2aSThomas Huth tcg_temp_free_i64(t2); 1905fcf5ef2aSThomas Huth tcg_temp_free_i64(t3); 1906fcf5ef2aSThomas Huth } else { 1907fcf5ef2aSThomas Huth TCGv_i64 t2 = tcg_const_i64(1); 1908fcf5ef2aSThomas Huth TCGv_i64 t3 = tcg_const_i64(0); 1909fcf5ef2aSThomas Huth tcg_gen_movcond_i64(TCG_COND_EQ, t1, t1, t3, t2, t1); 1910fcf5ef2aSThomas Huth tcg_gen_remu_i64(ret, t0, t1); 1911fcf5ef2aSThomas Huth tcg_temp_free_i64(t2); 1912fcf5ef2aSThomas Huth tcg_temp_free_i64(t3); 1913fcf5ef2aSThomas Huth } 1914fcf5ef2aSThomas Huth tcg_temp_free_i64(t0); 1915fcf5ef2aSThomas Huth tcg_temp_free_i64(t1); 1916fcf5ef2aSThomas Huth } 1917fcf5ef2aSThomas Huth 1918fcf5ef2aSThomas Huth #define GEN_INT_ARITH_MODD(name, opc3, sign) \ 1919fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 1920fcf5ef2aSThomas Huth { \ 1921fcf5ef2aSThomas Huth gen_op_arith_modd(ctx, cpu_gpr[rD(ctx->opcode)], \ 1922fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 1923fcf5ef2aSThomas Huth sign); \ 1924fcf5ef2aSThomas Huth } 1925fcf5ef2aSThomas Huth 1926fcf5ef2aSThomas Huth GEN_INT_ARITH_MODD(modud, 0x08, 0); 1927fcf5ef2aSThomas Huth GEN_INT_ARITH_MODD(modsd, 0x18, 1); 1928fcf5ef2aSThomas Huth #endif 1929fcf5ef2aSThomas Huth 1930fcf5ef2aSThomas Huth /* mulhw mulhw. */ 1931fcf5ef2aSThomas Huth static void gen_mulhw(DisasContext *ctx) 1932fcf5ef2aSThomas Huth { 1933fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 1934fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 1935fcf5ef2aSThomas Huth 1936fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]); 1937fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, cpu_gpr[rB(ctx->opcode)]); 1938fcf5ef2aSThomas Huth tcg_gen_muls2_i32(t0, t1, t0, t1); 1939fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], t1); 1940fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 1941fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 1942efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 1943fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 1944fcf5ef2aSThomas Huth } 1945efe843d8SDavid Gibson } 1946fcf5ef2aSThomas Huth 1947fcf5ef2aSThomas Huth /* mulhwu mulhwu. */ 1948fcf5ef2aSThomas Huth static void gen_mulhwu(DisasContext *ctx) 1949fcf5ef2aSThomas Huth { 1950fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 1951fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 1952fcf5ef2aSThomas Huth 1953fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]); 1954fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, cpu_gpr[rB(ctx->opcode)]); 1955fcf5ef2aSThomas Huth tcg_gen_mulu2_i32(t0, t1, t0, t1); 1956fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], t1); 1957fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 1958fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 1959efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 1960fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 1961fcf5ef2aSThomas Huth } 1962efe843d8SDavid Gibson } 1963fcf5ef2aSThomas Huth 1964fcf5ef2aSThomas Huth /* mullw mullw. */ 1965fcf5ef2aSThomas Huth static void gen_mullw(DisasContext *ctx) 1966fcf5ef2aSThomas Huth { 1967fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 1968fcf5ef2aSThomas Huth TCGv_i64 t0, t1; 1969fcf5ef2aSThomas Huth t0 = tcg_temp_new_i64(); 1970fcf5ef2aSThomas Huth t1 = tcg_temp_new_i64(); 1971fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(t0, cpu_gpr[rA(ctx->opcode)]); 1972fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(t1, cpu_gpr[rB(ctx->opcode)]); 1973fcf5ef2aSThomas Huth tcg_gen_mul_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); 1974fcf5ef2aSThomas Huth tcg_temp_free(t0); 1975fcf5ef2aSThomas Huth tcg_temp_free(t1); 1976fcf5ef2aSThomas Huth #else 1977fcf5ef2aSThomas Huth tcg_gen_mul_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 1978fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 1979fcf5ef2aSThomas Huth #endif 1980efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 1981fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 1982fcf5ef2aSThomas Huth } 1983efe843d8SDavid Gibson } 1984fcf5ef2aSThomas Huth 1985fcf5ef2aSThomas Huth /* mullwo mullwo. */ 1986fcf5ef2aSThomas Huth static void gen_mullwo(DisasContext *ctx) 1987fcf5ef2aSThomas Huth { 1988fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 1989fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 1990fcf5ef2aSThomas Huth 1991fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, cpu_gpr[rA(ctx->opcode)]); 1992fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, cpu_gpr[rB(ctx->opcode)]); 1993fcf5ef2aSThomas Huth tcg_gen_muls2_i32(t0, t1, t0, t1); 1994fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 1995fcf5ef2aSThomas Huth tcg_gen_concat_i32_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); 1996fcf5ef2aSThomas Huth #else 1997fcf5ef2aSThomas Huth tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0); 1998fcf5ef2aSThomas Huth #endif 1999fcf5ef2aSThomas Huth 2000fcf5ef2aSThomas Huth tcg_gen_sari_i32(t0, t0, 31); 2001fcf5ef2aSThomas Huth tcg_gen_setcond_i32(TCG_COND_NE, t0, t0, t1); 2002fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_ov, t0); 200361aa9a69SNikunj A Dadhania if (is_isa300(ctx)) { 200461aa9a69SNikunj A Dadhania tcg_gen_mov_tl(cpu_ov32, cpu_ov); 200561aa9a69SNikunj A Dadhania } 2006fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov); 2007fcf5ef2aSThomas Huth 2008fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2009fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 2010efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2011fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 2012fcf5ef2aSThomas Huth } 2013efe843d8SDavid Gibson } 2014fcf5ef2aSThomas Huth 2015fcf5ef2aSThomas Huth /* mulli */ 2016fcf5ef2aSThomas Huth static void gen_mulli(DisasContext *ctx) 2017fcf5ef2aSThomas Huth { 2018fcf5ef2aSThomas Huth tcg_gen_muli_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 2019fcf5ef2aSThomas Huth SIMM(ctx->opcode)); 2020fcf5ef2aSThomas Huth } 2021fcf5ef2aSThomas Huth 2022fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2023fcf5ef2aSThomas Huth /* mulhd mulhd. */ 2024fcf5ef2aSThomas Huth static void gen_mulhd(DisasContext *ctx) 2025fcf5ef2aSThomas Huth { 2026fcf5ef2aSThomas Huth TCGv lo = tcg_temp_new(); 2027fcf5ef2aSThomas Huth tcg_gen_muls2_tl(lo, cpu_gpr[rD(ctx->opcode)], 2028fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 2029fcf5ef2aSThomas Huth tcg_temp_free(lo); 2030fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2031fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 2032fcf5ef2aSThomas Huth } 2033fcf5ef2aSThomas Huth } 2034fcf5ef2aSThomas Huth 2035fcf5ef2aSThomas Huth /* mulhdu mulhdu. */ 2036fcf5ef2aSThomas Huth static void gen_mulhdu(DisasContext *ctx) 2037fcf5ef2aSThomas Huth { 2038fcf5ef2aSThomas Huth TCGv lo = tcg_temp_new(); 2039fcf5ef2aSThomas Huth tcg_gen_mulu2_tl(lo, cpu_gpr[rD(ctx->opcode)], 2040fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 2041fcf5ef2aSThomas Huth tcg_temp_free(lo); 2042fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2043fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 2044fcf5ef2aSThomas Huth } 2045fcf5ef2aSThomas Huth } 2046fcf5ef2aSThomas Huth 2047fcf5ef2aSThomas Huth /* mulld mulld. */ 2048fcf5ef2aSThomas Huth static void gen_mulld(DisasContext *ctx) 2049fcf5ef2aSThomas Huth { 2050fcf5ef2aSThomas Huth tcg_gen_mul_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 2051fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 2052efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2053fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 2054fcf5ef2aSThomas Huth } 2055efe843d8SDavid Gibson } 2056fcf5ef2aSThomas Huth 2057fcf5ef2aSThomas Huth /* mulldo mulldo. */ 2058fcf5ef2aSThomas Huth static void gen_mulldo(DisasContext *ctx) 2059fcf5ef2aSThomas Huth { 2060fcf5ef2aSThomas Huth TCGv_i64 t0 = tcg_temp_new_i64(); 2061fcf5ef2aSThomas Huth TCGv_i64 t1 = tcg_temp_new_i64(); 2062fcf5ef2aSThomas Huth 2063fcf5ef2aSThomas Huth tcg_gen_muls2_i64(t0, t1, cpu_gpr[rA(ctx->opcode)], 2064fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 2065fcf5ef2aSThomas Huth tcg_gen_mov_i64(cpu_gpr[rD(ctx->opcode)], t0); 2066fcf5ef2aSThomas Huth 2067fcf5ef2aSThomas Huth tcg_gen_sari_i64(t0, t0, 63); 2068fcf5ef2aSThomas Huth tcg_gen_setcond_i64(TCG_COND_NE, cpu_ov, t0, t1); 206961aa9a69SNikunj A Dadhania if (is_isa300(ctx)) { 207061aa9a69SNikunj A Dadhania tcg_gen_mov_tl(cpu_ov32, cpu_ov); 207161aa9a69SNikunj A Dadhania } 2072fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov); 2073fcf5ef2aSThomas Huth 2074fcf5ef2aSThomas Huth tcg_temp_free_i64(t0); 2075fcf5ef2aSThomas Huth tcg_temp_free_i64(t1); 2076fcf5ef2aSThomas Huth 2077fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2078fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 2079fcf5ef2aSThomas Huth } 2080fcf5ef2aSThomas Huth } 2081fcf5ef2aSThomas Huth #endif 2082fcf5ef2aSThomas Huth 2083fcf5ef2aSThomas Huth /* Common subf function */ 2084fcf5ef2aSThomas Huth static inline void gen_op_arith_subf(DisasContext *ctx, TCGv ret, TCGv arg1, 2085fcf5ef2aSThomas Huth TCGv arg2, bool add_ca, bool compute_ca, 2086fcf5ef2aSThomas Huth bool compute_ov, bool compute_rc0) 2087fcf5ef2aSThomas Huth { 2088fcf5ef2aSThomas Huth TCGv t0 = ret; 2089fcf5ef2aSThomas Huth 2090fcf5ef2aSThomas Huth if (compute_ca || compute_ov) { 2091fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2092fcf5ef2aSThomas Huth } 2093fcf5ef2aSThomas Huth 2094fcf5ef2aSThomas Huth if (compute_ca) { 2095fcf5ef2aSThomas Huth /* dest = ~arg1 + arg2 [+ ca]. */ 2096fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 2097efe843d8SDavid Gibson /* 2098efe843d8SDavid Gibson * Caution: a non-obvious corner case of the spec is that 2099efe843d8SDavid Gibson * we must produce the *entire* 64-bit addition, but 2100efe843d8SDavid Gibson * produce the carry into bit 32. 2101efe843d8SDavid Gibson */ 2102fcf5ef2aSThomas Huth TCGv inv1 = tcg_temp_new(); 2103fcf5ef2aSThomas Huth TCGv t1 = tcg_temp_new(); 2104fcf5ef2aSThomas Huth tcg_gen_not_tl(inv1, arg1); 2105fcf5ef2aSThomas Huth if (add_ca) { 2106fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, arg2, cpu_ca); 2107fcf5ef2aSThomas Huth } else { 2108fcf5ef2aSThomas Huth tcg_gen_addi_tl(t0, arg2, 1); 2109fcf5ef2aSThomas Huth } 2110fcf5ef2aSThomas Huth tcg_gen_xor_tl(t1, arg2, inv1); /* add without carry */ 2111fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, t0, inv1); 2112fcf5ef2aSThomas Huth tcg_temp_free(inv1); 2113fcf5ef2aSThomas Huth tcg_gen_xor_tl(cpu_ca, t0, t1); /* bits changes w/ carry */ 2114fcf5ef2aSThomas Huth tcg_temp_free(t1); 2115e2622073SPhilippe Mathieu-Daudé tcg_gen_extract_tl(cpu_ca, cpu_ca, 32, 1); 211633903d0aSNikunj A Dadhania if (is_isa300(ctx)) { 211733903d0aSNikunj A Dadhania tcg_gen_mov_tl(cpu_ca32, cpu_ca); 211833903d0aSNikunj A Dadhania } 2119fcf5ef2aSThomas Huth } else if (add_ca) { 2120fcf5ef2aSThomas Huth TCGv zero, inv1 = tcg_temp_new(); 2121fcf5ef2aSThomas Huth tcg_gen_not_tl(inv1, arg1); 2122fcf5ef2aSThomas Huth zero = tcg_const_tl(0); 2123fcf5ef2aSThomas Huth tcg_gen_add2_tl(t0, cpu_ca, arg2, zero, cpu_ca, zero); 2124fcf5ef2aSThomas Huth tcg_gen_add2_tl(t0, cpu_ca, t0, cpu_ca, inv1, zero); 21254c5920afSSuraj Jitindar Singh gen_op_arith_compute_ca32(ctx, t0, inv1, arg2, cpu_ca32, 0); 2126fcf5ef2aSThomas Huth tcg_temp_free(zero); 2127fcf5ef2aSThomas Huth tcg_temp_free(inv1); 2128fcf5ef2aSThomas Huth } else { 2129fcf5ef2aSThomas Huth tcg_gen_setcond_tl(TCG_COND_GEU, cpu_ca, arg2, arg1); 2130fcf5ef2aSThomas Huth tcg_gen_sub_tl(t0, arg2, arg1); 21314c5920afSSuraj Jitindar Singh gen_op_arith_compute_ca32(ctx, t0, arg1, arg2, cpu_ca32, 1); 2132fcf5ef2aSThomas Huth } 2133fcf5ef2aSThomas Huth } else if (add_ca) { 2134efe843d8SDavid Gibson /* 2135efe843d8SDavid Gibson * Since we're ignoring carry-out, we can simplify the 2136efe843d8SDavid Gibson * standard ~arg1 + arg2 + ca to arg2 - arg1 + ca - 1. 2137efe843d8SDavid Gibson */ 2138fcf5ef2aSThomas Huth tcg_gen_sub_tl(t0, arg2, arg1); 2139fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, t0, cpu_ca); 2140fcf5ef2aSThomas Huth tcg_gen_subi_tl(t0, t0, 1); 2141fcf5ef2aSThomas Huth } else { 2142fcf5ef2aSThomas Huth tcg_gen_sub_tl(t0, arg2, arg1); 2143fcf5ef2aSThomas Huth } 2144fcf5ef2aSThomas Huth 2145fcf5ef2aSThomas Huth if (compute_ov) { 2146fcf5ef2aSThomas Huth gen_op_arith_compute_ov(ctx, t0, arg1, arg2, 1); 2147fcf5ef2aSThomas Huth } 2148fcf5ef2aSThomas Huth if (unlikely(compute_rc0)) { 2149fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t0); 2150fcf5ef2aSThomas Huth } 2151fcf5ef2aSThomas Huth 215211f4e8f8SRichard Henderson if (t0 != ret) { 2153fcf5ef2aSThomas Huth tcg_gen_mov_tl(ret, t0); 2154fcf5ef2aSThomas Huth tcg_temp_free(t0); 2155fcf5ef2aSThomas Huth } 2156fcf5ef2aSThomas Huth } 2157fcf5ef2aSThomas Huth /* Sub functions with Two operands functions */ 2158fcf5ef2aSThomas Huth #define GEN_INT_ARITH_SUBF(name, opc3, add_ca, compute_ca, compute_ov) \ 2159fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 2160fcf5ef2aSThomas Huth { \ 2161fcf5ef2aSThomas Huth gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], \ 2162fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \ 2163fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \ 2164fcf5ef2aSThomas Huth } 2165fcf5ef2aSThomas Huth /* Sub functions with one operand and one immediate */ 2166fcf5ef2aSThomas Huth #define GEN_INT_ARITH_SUBF_CONST(name, opc3, const_val, \ 2167fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov) \ 2168fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 2169fcf5ef2aSThomas Huth { \ 2170fcf5ef2aSThomas Huth TCGv t0 = tcg_const_tl(const_val); \ 2171fcf5ef2aSThomas Huth gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], \ 2172fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)], t0, \ 2173fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \ 2174fcf5ef2aSThomas Huth tcg_temp_free(t0); \ 2175fcf5ef2aSThomas Huth } 2176fcf5ef2aSThomas Huth /* subf subf. subfo subfo. */ 2177fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subf, 0x01, 0, 0, 0) 2178fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfo, 0x11, 0, 0, 1) 2179fcf5ef2aSThomas Huth /* subfc subfc. subfco subfco. */ 2180fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfc, 0x00, 0, 1, 0) 2181fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfco, 0x10, 0, 1, 1) 2182fcf5ef2aSThomas Huth /* subfe subfe. subfeo subfo. */ 2183fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfe, 0x04, 1, 1, 0) 2184fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfeo, 0x14, 1, 1, 1) 2185fcf5ef2aSThomas Huth /* subfme subfme. subfmeo subfmeo. */ 2186fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfme, 0x07, -1LL, 1, 1, 0) 2187fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfmeo, 0x17, -1LL, 1, 1, 1) 2188fcf5ef2aSThomas Huth /* subfze subfze. subfzeo subfzeo.*/ 2189fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfze, 0x06, 0, 1, 1, 0) 2190fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfzeo, 0x16, 0, 1, 1, 1) 2191fcf5ef2aSThomas Huth 2192fcf5ef2aSThomas Huth /* subfic */ 2193fcf5ef2aSThomas Huth static void gen_subfic(DisasContext *ctx) 2194fcf5ef2aSThomas Huth { 2195fcf5ef2aSThomas Huth TCGv c = tcg_const_tl(SIMM(ctx->opcode)); 2196fcf5ef2aSThomas Huth gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 2197fcf5ef2aSThomas Huth c, 0, 1, 0, 0); 2198fcf5ef2aSThomas Huth tcg_temp_free(c); 2199fcf5ef2aSThomas Huth } 2200fcf5ef2aSThomas Huth 2201fcf5ef2aSThomas Huth /* neg neg. nego nego. */ 2202fcf5ef2aSThomas Huth static inline void gen_op_arith_neg(DisasContext *ctx, bool compute_ov) 2203fcf5ef2aSThomas Huth { 2204fcf5ef2aSThomas Huth TCGv zero = tcg_const_tl(0); 2205fcf5ef2aSThomas Huth gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 2206fcf5ef2aSThomas Huth zero, 0, 0, compute_ov, Rc(ctx->opcode)); 2207fcf5ef2aSThomas Huth tcg_temp_free(zero); 2208fcf5ef2aSThomas Huth } 2209fcf5ef2aSThomas Huth 2210fcf5ef2aSThomas Huth static void gen_neg(DisasContext *ctx) 2211fcf5ef2aSThomas Huth { 22121480d71cSNikunj A Dadhania tcg_gen_neg_tl(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]); 22131480d71cSNikunj A Dadhania if (unlikely(Rc(ctx->opcode))) { 22141480d71cSNikunj A Dadhania gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]); 22151480d71cSNikunj A Dadhania } 2216fcf5ef2aSThomas Huth } 2217fcf5ef2aSThomas Huth 2218fcf5ef2aSThomas Huth static void gen_nego(DisasContext *ctx) 2219fcf5ef2aSThomas Huth { 2220fcf5ef2aSThomas Huth gen_op_arith_neg(ctx, 1); 2221fcf5ef2aSThomas Huth } 2222fcf5ef2aSThomas Huth 2223fcf5ef2aSThomas Huth /*** Integer logical ***/ 2224fcf5ef2aSThomas Huth #define GEN_LOGICAL2(name, tcg_op, opc, type) \ 2225fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 2226fcf5ef2aSThomas Huth { \ 2227fcf5ef2aSThomas Huth tcg_op(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], \ 2228fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); \ 2229fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) \ 2230fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); \ 2231fcf5ef2aSThomas Huth } 2232fcf5ef2aSThomas Huth 2233fcf5ef2aSThomas Huth #define GEN_LOGICAL1(name, tcg_op, opc, type) \ 2234fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 2235fcf5ef2aSThomas Huth { \ 2236fcf5ef2aSThomas Huth tcg_op(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); \ 2237fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) \ 2238fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); \ 2239fcf5ef2aSThomas Huth } 2240fcf5ef2aSThomas Huth 2241fcf5ef2aSThomas Huth /* and & and. */ 2242fcf5ef2aSThomas Huth GEN_LOGICAL2(and, tcg_gen_and_tl, 0x00, PPC_INTEGER); 2243fcf5ef2aSThomas Huth /* andc & andc. */ 2244fcf5ef2aSThomas Huth GEN_LOGICAL2(andc, tcg_gen_andc_tl, 0x01, PPC_INTEGER); 2245fcf5ef2aSThomas Huth 2246fcf5ef2aSThomas Huth /* andi. */ 2247fcf5ef2aSThomas Huth static void gen_andi_(DisasContext *ctx) 2248fcf5ef2aSThomas Huth { 2249efe843d8SDavid Gibson tcg_gen_andi_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 2250efe843d8SDavid Gibson UIMM(ctx->opcode)); 2251fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2252fcf5ef2aSThomas Huth } 2253fcf5ef2aSThomas Huth 2254fcf5ef2aSThomas Huth /* andis. */ 2255fcf5ef2aSThomas Huth static void gen_andis_(DisasContext *ctx) 2256fcf5ef2aSThomas Huth { 2257efe843d8SDavid Gibson tcg_gen_andi_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 2258efe843d8SDavid Gibson UIMM(ctx->opcode) << 16); 2259fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2260fcf5ef2aSThomas Huth } 2261fcf5ef2aSThomas Huth 2262fcf5ef2aSThomas Huth /* cntlzw */ 2263fcf5ef2aSThomas Huth static void gen_cntlzw(DisasContext *ctx) 2264fcf5ef2aSThomas Huth { 22659b8514e5SRichard Henderson TCGv_i32 t = tcg_temp_new_i32(); 22669b8514e5SRichard Henderson 22679b8514e5SRichard Henderson tcg_gen_trunc_tl_i32(t, cpu_gpr[rS(ctx->opcode)]); 22689b8514e5SRichard Henderson tcg_gen_clzi_i32(t, t, 32); 22699b8514e5SRichard Henderson tcg_gen_extu_i32_tl(cpu_gpr[rA(ctx->opcode)], t); 22709b8514e5SRichard Henderson tcg_temp_free_i32(t); 22719b8514e5SRichard Henderson 2272efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2273fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2274fcf5ef2aSThomas Huth } 2275efe843d8SDavid Gibson } 2276fcf5ef2aSThomas Huth 2277fcf5ef2aSThomas Huth /* cnttzw */ 2278fcf5ef2aSThomas Huth static void gen_cnttzw(DisasContext *ctx) 2279fcf5ef2aSThomas Huth { 22809b8514e5SRichard Henderson TCGv_i32 t = tcg_temp_new_i32(); 22819b8514e5SRichard Henderson 22829b8514e5SRichard Henderson tcg_gen_trunc_tl_i32(t, cpu_gpr[rS(ctx->opcode)]); 22839b8514e5SRichard Henderson tcg_gen_ctzi_i32(t, t, 32); 22849b8514e5SRichard Henderson tcg_gen_extu_i32_tl(cpu_gpr[rA(ctx->opcode)], t); 22859b8514e5SRichard Henderson tcg_temp_free_i32(t); 22869b8514e5SRichard Henderson 2287fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2288fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2289fcf5ef2aSThomas Huth } 2290fcf5ef2aSThomas Huth } 2291fcf5ef2aSThomas Huth 2292fcf5ef2aSThomas Huth /* eqv & eqv. */ 2293fcf5ef2aSThomas Huth GEN_LOGICAL2(eqv, tcg_gen_eqv_tl, 0x08, PPC_INTEGER); 2294fcf5ef2aSThomas Huth /* extsb & extsb. */ 2295fcf5ef2aSThomas Huth GEN_LOGICAL1(extsb, tcg_gen_ext8s_tl, 0x1D, PPC_INTEGER); 2296fcf5ef2aSThomas Huth /* extsh & extsh. */ 2297fcf5ef2aSThomas Huth GEN_LOGICAL1(extsh, tcg_gen_ext16s_tl, 0x1C, PPC_INTEGER); 2298fcf5ef2aSThomas Huth /* nand & nand. */ 2299fcf5ef2aSThomas Huth GEN_LOGICAL2(nand, tcg_gen_nand_tl, 0x0E, PPC_INTEGER); 2300fcf5ef2aSThomas Huth /* nor & nor. */ 2301fcf5ef2aSThomas Huth GEN_LOGICAL2(nor, tcg_gen_nor_tl, 0x03, PPC_INTEGER); 2302fcf5ef2aSThomas Huth 2303fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) 2304fcf5ef2aSThomas Huth static void gen_pause(DisasContext *ctx) 2305fcf5ef2aSThomas Huth { 2306fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(0); 2307fcf5ef2aSThomas Huth tcg_gen_st_i32(t0, cpu_env, 2308fcf5ef2aSThomas Huth -offsetof(PowerPCCPU, env) + offsetof(CPUState, halted)); 2309fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2310fcf5ef2aSThomas Huth 2311fcf5ef2aSThomas Huth /* Stop translation, this gives other CPUs a chance to run */ 2312b6bac4bcSEmilio G. Cota gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 2313fcf5ef2aSThomas Huth } 2314fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 2315fcf5ef2aSThomas Huth 2316fcf5ef2aSThomas Huth /* or & or. */ 2317fcf5ef2aSThomas Huth static void gen_or(DisasContext *ctx) 2318fcf5ef2aSThomas Huth { 2319fcf5ef2aSThomas Huth int rs, ra, rb; 2320fcf5ef2aSThomas Huth 2321fcf5ef2aSThomas Huth rs = rS(ctx->opcode); 2322fcf5ef2aSThomas Huth ra = rA(ctx->opcode); 2323fcf5ef2aSThomas Huth rb = rB(ctx->opcode); 2324fcf5ef2aSThomas Huth /* Optimisation for mr. ri case */ 2325fcf5ef2aSThomas Huth if (rs != ra || rs != rb) { 2326efe843d8SDavid Gibson if (rs != rb) { 2327fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_gpr[ra], cpu_gpr[rs], cpu_gpr[rb]); 2328efe843d8SDavid Gibson } else { 2329fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_gpr[ra], cpu_gpr[rs]); 2330efe843d8SDavid Gibson } 2331efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2332fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[ra]); 2333efe843d8SDavid Gibson } 2334fcf5ef2aSThomas Huth } else if (unlikely(Rc(ctx->opcode) != 0)) { 2335fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rs]); 2336fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2337fcf5ef2aSThomas Huth } else if (rs != 0) { /* 0 is nop */ 2338fcf5ef2aSThomas Huth int prio = 0; 2339fcf5ef2aSThomas Huth 2340fcf5ef2aSThomas Huth switch (rs) { 2341fcf5ef2aSThomas Huth case 1: 2342fcf5ef2aSThomas Huth /* Set process priority to low */ 2343fcf5ef2aSThomas Huth prio = 2; 2344fcf5ef2aSThomas Huth break; 2345fcf5ef2aSThomas Huth case 6: 2346fcf5ef2aSThomas Huth /* Set process priority to medium-low */ 2347fcf5ef2aSThomas Huth prio = 3; 2348fcf5ef2aSThomas Huth break; 2349fcf5ef2aSThomas Huth case 2: 2350fcf5ef2aSThomas Huth /* Set process priority to normal */ 2351fcf5ef2aSThomas Huth prio = 4; 2352fcf5ef2aSThomas Huth break; 2353fcf5ef2aSThomas Huth #if !defined(CONFIG_USER_ONLY) 2354fcf5ef2aSThomas Huth case 31: 2355fcf5ef2aSThomas Huth if (!ctx->pr) { 2356fcf5ef2aSThomas Huth /* Set process priority to very low */ 2357fcf5ef2aSThomas Huth prio = 1; 2358fcf5ef2aSThomas Huth } 2359fcf5ef2aSThomas Huth break; 2360fcf5ef2aSThomas Huth case 5: 2361fcf5ef2aSThomas Huth if (!ctx->pr) { 2362fcf5ef2aSThomas Huth /* Set process priority to medium-hight */ 2363fcf5ef2aSThomas Huth prio = 5; 2364fcf5ef2aSThomas Huth } 2365fcf5ef2aSThomas Huth break; 2366fcf5ef2aSThomas Huth case 3: 2367fcf5ef2aSThomas Huth if (!ctx->pr) { 2368fcf5ef2aSThomas Huth /* Set process priority to high */ 2369fcf5ef2aSThomas Huth prio = 6; 2370fcf5ef2aSThomas Huth } 2371fcf5ef2aSThomas Huth break; 2372fcf5ef2aSThomas Huth case 7: 2373fcf5ef2aSThomas Huth if (ctx->hv && !ctx->pr) { 2374fcf5ef2aSThomas Huth /* Set process priority to very high */ 2375fcf5ef2aSThomas Huth prio = 7; 2376fcf5ef2aSThomas Huth } 2377fcf5ef2aSThomas Huth break; 2378fcf5ef2aSThomas Huth #endif 2379fcf5ef2aSThomas Huth default: 2380fcf5ef2aSThomas Huth break; 2381fcf5ef2aSThomas Huth } 2382fcf5ef2aSThomas Huth if (prio) { 2383fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 2384fcf5ef2aSThomas Huth gen_load_spr(t0, SPR_PPR); 2385fcf5ef2aSThomas Huth tcg_gen_andi_tl(t0, t0, ~0x001C000000000000ULL); 2386fcf5ef2aSThomas Huth tcg_gen_ori_tl(t0, t0, ((uint64_t)prio) << 50); 2387fcf5ef2aSThomas Huth gen_store_spr(SPR_PPR, t0); 2388fcf5ef2aSThomas Huth tcg_temp_free(t0); 2389fcf5ef2aSThomas Huth } 2390fcf5ef2aSThomas Huth #if !defined(CONFIG_USER_ONLY) 2391efe843d8SDavid Gibson /* 2392efe843d8SDavid Gibson * Pause out of TCG otherwise spin loops with smt_low eat too 2393efe843d8SDavid Gibson * much CPU and the kernel hangs. This applies to all 2394efe843d8SDavid Gibson * encodings other than no-op, e.g., miso(rs=26), yield(27), 2395efe843d8SDavid Gibson * mdoio(29), mdoom(30), and all currently undefined. 2396fcf5ef2aSThomas Huth */ 2397fcf5ef2aSThomas Huth gen_pause(ctx); 2398fcf5ef2aSThomas Huth #endif 2399fcf5ef2aSThomas Huth #endif 2400fcf5ef2aSThomas Huth } 2401fcf5ef2aSThomas Huth } 2402fcf5ef2aSThomas Huth /* orc & orc. */ 2403fcf5ef2aSThomas Huth GEN_LOGICAL2(orc, tcg_gen_orc_tl, 0x0C, PPC_INTEGER); 2404fcf5ef2aSThomas Huth 2405fcf5ef2aSThomas Huth /* xor & xor. */ 2406fcf5ef2aSThomas Huth static void gen_xor(DisasContext *ctx) 2407fcf5ef2aSThomas Huth { 2408fcf5ef2aSThomas Huth /* Optimisation for "set to zero" case */ 2409efe843d8SDavid Gibson if (rS(ctx->opcode) != rB(ctx->opcode)) { 2410efe843d8SDavid Gibson tcg_gen_xor_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 2411efe843d8SDavid Gibson cpu_gpr[rB(ctx->opcode)]); 2412efe843d8SDavid Gibson } else { 2413fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_gpr[rA(ctx->opcode)], 0); 2414efe843d8SDavid Gibson } 2415efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2416fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2417fcf5ef2aSThomas Huth } 2418efe843d8SDavid Gibson } 2419fcf5ef2aSThomas Huth 2420fcf5ef2aSThomas Huth /* ori */ 2421fcf5ef2aSThomas Huth static void gen_ori(DisasContext *ctx) 2422fcf5ef2aSThomas Huth { 2423fcf5ef2aSThomas Huth target_ulong uimm = UIMM(ctx->opcode); 2424fcf5ef2aSThomas Huth 2425fcf5ef2aSThomas Huth if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) { 2426fcf5ef2aSThomas Huth return; 2427fcf5ef2aSThomas Huth } 2428fcf5ef2aSThomas Huth tcg_gen_ori_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm); 2429fcf5ef2aSThomas Huth } 2430fcf5ef2aSThomas Huth 2431fcf5ef2aSThomas Huth /* oris */ 2432fcf5ef2aSThomas Huth static void gen_oris(DisasContext *ctx) 2433fcf5ef2aSThomas Huth { 2434fcf5ef2aSThomas Huth target_ulong uimm = UIMM(ctx->opcode); 2435fcf5ef2aSThomas Huth 2436fcf5ef2aSThomas Huth if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) { 2437fcf5ef2aSThomas Huth /* NOP */ 2438fcf5ef2aSThomas Huth return; 2439fcf5ef2aSThomas Huth } 2440efe843d8SDavid Gibson tcg_gen_ori_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 2441efe843d8SDavid Gibson uimm << 16); 2442fcf5ef2aSThomas Huth } 2443fcf5ef2aSThomas Huth 2444fcf5ef2aSThomas Huth /* xori */ 2445fcf5ef2aSThomas Huth static void gen_xori(DisasContext *ctx) 2446fcf5ef2aSThomas Huth { 2447fcf5ef2aSThomas Huth target_ulong uimm = UIMM(ctx->opcode); 2448fcf5ef2aSThomas Huth 2449fcf5ef2aSThomas Huth if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) { 2450fcf5ef2aSThomas Huth /* NOP */ 2451fcf5ef2aSThomas Huth return; 2452fcf5ef2aSThomas Huth } 2453fcf5ef2aSThomas Huth tcg_gen_xori_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm); 2454fcf5ef2aSThomas Huth } 2455fcf5ef2aSThomas Huth 2456fcf5ef2aSThomas Huth /* xoris */ 2457fcf5ef2aSThomas Huth static void gen_xoris(DisasContext *ctx) 2458fcf5ef2aSThomas Huth { 2459fcf5ef2aSThomas Huth target_ulong uimm = UIMM(ctx->opcode); 2460fcf5ef2aSThomas Huth 2461fcf5ef2aSThomas Huth if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) { 2462fcf5ef2aSThomas Huth /* NOP */ 2463fcf5ef2aSThomas Huth return; 2464fcf5ef2aSThomas Huth } 2465efe843d8SDavid Gibson tcg_gen_xori_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 2466efe843d8SDavid Gibson uimm << 16); 2467fcf5ef2aSThomas Huth } 2468fcf5ef2aSThomas Huth 2469fcf5ef2aSThomas Huth /* popcntb : PowerPC 2.03 specification */ 2470fcf5ef2aSThomas Huth static void gen_popcntb(DisasContext *ctx) 2471fcf5ef2aSThomas Huth { 2472fcf5ef2aSThomas Huth gen_helper_popcntb(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 2473fcf5ef2aSThomas Huth } 2474fcf5ef2aSThomas Huth 2475fcf5ef2aSThomas Huth static void gen_popcntw(DisasContext *ctx) 2476fcf5ef2aSThomas Huth { 247779770002SRichard Henderson #if defined(TARGET_PPC64) 2478fcf5ef2aSThomas Huth gen_helper_popcntw(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 247979770002SRichard Henderson #else 248079770002SRichard Henderson tcg_gen_ctpop_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 248179770002SRichard Henderson #endif 2482fcf5ef2aSThomas Huth } 2483fcf5ef2aSThomas Huth 2484fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2485fcf5ef2aSThomas Huth /* popcntd: PowerPC 2.06 specification */ 2486fcf5ef2aSThomas Huth static void gen_popcntd(DisasContext *ctx) 2487fcf5ef2aSThomas Huth { 248879770002SRichard Henderson tcg_gen_ctpop_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 2489fcf5ef2aSThomas Huth } 2490fcf5ef2aSThomas Huth #endif 2491fcf5ef2aSThomas Huth 2492fcf5ef2aSThomas Huth /* prtyw: PowerPC 2.05 specification */ 2493fcf5ef2aSThomas Huth static void gen_prtyw(DisasContext *ctx) 2494fcf5ef2aSThomas Huth { 2495fcf5ef2aSThomas Huth TCGv ra = cpu_gpr[rA(ctx->opcode)]; 2496fcf5ef2aSThomas Huth TCGv rs = cpu_gpr[rS(ctx->opcode)]; 2497fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 2498fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, rs, 16); 2499fcf5ef2aSThomas Huth tcg_gen_xor_tl(ra, rs, t0); 2500fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, ra, 8); 2501fcf5ef2aSThomas Huth tcg_gen_xor_tl(ra, ra, t0); 2502fcf5ef2aSThomas Huth tcg_gen_andi_tl(ra, ra, (target_ulong)0x100000001ULL); 2503fcf5ef2aSThomas Huth tcg_temp_free(t0); 2504fcf5ef2aSThomas Huth } 2505fcf5ef2aSThomas Huth 2506fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2507fcf5ef2aSThomas Huth /* prtyd: PowerPC 2.05 specification */ 2508fcf5ef2aSThomas Huth static void gen_prtyd(DisasContext *ctx) 2509fcf5ef2aSThomas Huth { 2510fcf5ef2aSThomas Huth TCGv ra = cpu_gpr[rA(ctx->opcode)]; 2511fcf5ef2aSThomas Huth TCGv rs = cpu_gpr[rS(ctx->opcode)]; 2512fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 2513fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, rs, 32); 2514fcf5ef2aSThomas Huth tcg_gen_xor_tl(ra, rs, t0); 2515fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, ra, 16); 2516fcf5ef2aSThomas Huth tcg_gen_xor_tl(ra, ra, t0); 2517fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, ra, 8); 2518fcf5ef2aSThomas Huth tcg_gen_xor_tl(ra, ra, t0); 2519fcf5ef2aSThomas Huth tcg_gen_andi_tl(ra, ra, 1); 2520fcf5ef2aSThomas Huth tcg_temp_free(t0); 2521fcf5ef2aSThomas Huth } 2522fcf5ef2aSThomas Huth #endif 2523fcf5ef2aSThomas Huth 2524fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2525fcf5ef2aSThomas Huth /* bpermd */ 2526fcf5ef2aSThomas Huth static void gen_bpermd(DisasContext *ctx) 2527fcf5ef2aSThomas Huth { 2528fcf5ef2aSThomas Huth gen_helper_bpermd(cpu_gpr[rA(ctx->opcode)], 2529fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 2530fcf5ef2aSThomas Huth } 2531fcf5ef2aSThomas Huth #endif 2532fcf5ef2aSThomas Huth 2533fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2534fcf5ef2aSThomas Huth /* extsw & extsw. */ 2535fcf5ef2aSThomas Huth GEN_LOGICAL1(extsw, tcg_gen_ext32s_tl, 0x1E, PPC_64B); 2536fcf5ef2aSThomas Huth 2537fcf5ef2aSThomas Huth /* cntlzd */ 2538fcf5ef2aSThomas Huth static void gen_cntlzd(DisasContext *ctx) 2539fcf5ef2aSThomas Huth { 25409b8514e5SRichard Henderson tcg_gen_clzi_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 64); 2541efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2542fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2543fcf5ef2aSThomas Huth } 2544efe843d8SDavid Gibson } 2545fcf5ef2aSThomas Huth 2546fcf5ef2aSThomas Huth /* cnttzd */ 2547fcf5ef2aSThomas Huth static void gen_cnttzd(DisasContext *ctx) 2548fcf5ef2aSThomas Huth { 25499b8514e5SRichard Henderson tcg_gen_ctzi_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], 64); 2550fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2551fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2552fcf5ef2aSThomas Huth } 2553fcf5ef2aSThomas Huth } 2554fcf5ef2aSThomas Huth 2555fcf5ef2aSThomas Huth /* darn */ 2556fcf5ef2aSThomas Huth static void gen_darn(DisasContext *ctx) 2557fcf5ef2aSThomas Huth { 2558fcf5ef2aSThomas Huth int l = L(ctx->opcode); 2559fcf5ef2aSThomas Huth 25607e4357f6SRichard Henderson if (l > 2) { 25617e4357f6SRichard Henderson tcg_gen_movi_i64(cpu_gpr[rD(ctx->opcode)], -1); 25627e4357f6SRichard Henderson } else { 2563f5b6daacSRichard Henderson gen_icount_io_start(ctx); 2564fcf5ef2aSThomas Huth if (l == 0) { 2565fcf5ef2aSThomas Huth gen_helper_darn32(cpu_gpr[rD(ctx->opcode)]); 25667e4357f6SRichard Henderson } else { 2567fcf5ef2aSThomas Huth /* Return 64-bit random for both CRN and RRN */ 2568fcf5ef2aSThomas Huth gen_helper_darn64(cpu_gpr[rD(ctx->opcode)]); 25697e4357f6SRichard Henderson } 2570fcf5ef2aSThomas Huth } 2571fcf5ef2aSThomas Huth } 2572fcf5ef2aSThomas Huth #endif 2573fcf5ef2aSThomas Huth 2574fcf5ef2aSThomas Huth /*** Integer rotate ***/ 2575fcf5ef2aSThomas Huth 2576fcf5ef2aSThomas Huth /* rlwimi & rlwimi. */ 2577fcf5ef2aSThomas Huth static void gen_rlwimi(DisasContext *ctx) 2578fcf5ef2aSThomas Huth { 2579fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2580fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 2581fcf5ef2aSThomas Huth uint32_t sh = SH(ctx->opcode); 2582fcf5ef2aSThomas Huth uint32_t mb = MB(ctx->opcode); 2583fcf5ef2aSThomas Huth uint32_t me = ME(ctx->opcode); 2584fcf5ef2aSThomas Huth 2585fcf5ef2aSThomas Huth if (sh == (31 - me) && mb <= me) { 2586fcf5ef2aSThomas Huth tcg_gen_deposit_tl(t_ra, t_ra, t_rs, sh, me - mb + 1); 2587fcf5ef2aSThomas Huth } else { 2588fcf5ef2aSThomas Huth target_ulong mask; 2589c4f6a4a3SDaniele Buono bool mask_in_32b = true; 2590fcf5ef2aSThomas Huth TCGv t1; 2591fcf5ef2aSThomas Huth 2592fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2593fcf5ef2aSThomas Huth mb += 32; 2594fcf5ef2aSThomas Huth me += 32; 2595fcf5ef2aSThomas Huth #endif 2596fcf5ef2aSThomas Huth mask = MASK(mb, me); 2597fcf5ef2aSThomas Huth 2598c4f6a4a3SDaniele Buono #if defined(TARGET_PPC64) 2599c4f6a4a3SDaniele Buono if (mask > 0xffffffffu) { 2600c4f6a4a3SDaniele Buono mask_in_32b = false; 2601c4f6a4a3SDaniele Buono } 2602c4f6a4a3SDaniele Buono #endif 2603fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 2604c4f6a4a3SDaniele Buono if (mask_in_32b) { 2605fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 2606fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, t_rs); 2607fcf5ef2aSThomas Huth tcg_gen_rotli_i32(t0, t0, sh); 2608fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(t1, t0); 2609fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2610fcf5ef2aSThomas Huth } else { 2611fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2612fcf5ef2aSThomas Huth tcg_gen_deposit_i64(t1, t_rs, t_rs, 32, 32); 2613fcf5ef2aSThomas Huth tcg_gen_rotli_i64(t1, t1, sh); 2614fcf5ef2aSThomas Huth #else 2615fcf5ef2aSThomas Huth g_assert_not_reached(); 2616fcf5ef2aSThomas Huth #endif 2617fcf5ef2aSThomas Huth } 2618fcf5ef2aSThomas Huth 2619fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, t1, mask); 2620fcf5ef2aSThomas Huth tcg_gen_andi_tl(t_ra, t_ra, ~mask); 2621fcf5ef2aSThomas Huth tcg_gen_or_tl(t_ra, t_ra, t1); 2622fcf5ef2aSThomas Huth tcg_temp_free(t1); 2623fcf5ef2aSThomas Huth } 2624fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2625fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2626fcf5ef2aSThomas Huth } 2627fcf5ef2aSThomas Huth } 2628fcf5ef2aSThomas Huth 2629fcf5ef2aSThomas Huth /* rlwinm & rlwinm. */ 2630fcf5ef2aSThomas Huth static void gen_rlwinm(DisasContext *ctx) 2631fcf5ef2aSThomas Huth { 2632fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2633fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 26347b4d326fSRichard Henderson int sh = SH(ctx->opcode); 26357b4d326fSRichard Henderson int mb = MB(ctx->opcode); 26367b4d326fSRichard Henderson int me = ME(ctx->opcode); 26377b4d326fSRichard Henderson int len = me - mb + 1; 26387b4d326fSRichard Henderson int rsh = (32 - sh) & 31; 2639fcf5ef2aSThomas Huth 26407b4d326fSRichard Henderson if (sh != 0 && len > 0 && me == (31 - sh)) { 26417b4d326fSRichard Henderson tcg_gen_deposit_z_tl(t_ra, t_rs, sh, len); 26427b4d326fSRichard Henderson } else if (me == 31 && rsh + len <= 32) { 26437b4d326fSRichard Henderson tcg_gen_extract_tl(t_ra, t_rs, rsh, len); 2644fcf5ef2aSThomas Huth } else { 2645fcf5ef2aSThomas Huth target_ulong mask; 2646c4f6a4a3SDaniele Buono bool mask_in_32b = true; 2647fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2648fcf5ef2aSThomas Huth mb += 32; 2649fcf5ef2aSThomas Huth me += 32; 2650fcf5ef2aSThomas Huth #endif 2651fcf5ef2aSThomas Huth mask = MASK(mb, me); 2652c4f6a4a3SDaniele Buono #if defined(TARGET_PPC64) 2653c4f6a4a3SDaniele Buono if (mask > 0xffffffffu) { 2654c4f6a4a3SDaniele Buono mask_in_32b = false; 2655c4f6a4a3SDaniele Buono } 2656c4f6a4a3SDaniele Buono #endif 2657c4f6a4a3SDaniele Buono if (mask_in_32b) { 26587b4d326fSRichard Henderson if (sh == 0) { 26597b4d326fSRichard Henderson tcg_gen_andi_tl(t_ra, t_rs, mask); 266094f040aaSVitaly Chikunov } else { 2661fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 2662fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, t_rs); 2663fcf5ef2aSThomas Huth tcg_gen_rotli_i32(t0, t0, sh); 2664fcf5ef2aSThomas Huth tcg_gen_andi_i32(t0, t0, mask); 2665fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(t_ra, t0); 2666fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 266794f040aaSVitaly Chikunov } 2668fcf5ef2aSThomas Huth } else { 2669fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2670fcf5ef2aSThomas Huth tcg_gen_deposit_i64(t_ra, t_rs, t_rs, 32, 32); 2671fcf5ef2aSThomas Huth tcg_gen_rotli_i64(t_ra, t_ra, sh); 2672fcf5ef2aSThomas Huth tcg_gen_andi_i64(t_ra, t_ra, mask); 2673fcf5ef2aSThomas Huth #else 2674fcf5ef2aSThomas Huth g_assert_not_reached(); 2675fcf5ef2aSThomas Huth #endif 2676fcf5ef2aSThomas Huth } 2677fcf5ef2aSThomas Huth } 2678fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2679fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2680fcf5ef2aSThomas Huth } 2681fcf5ef2aSThomas Huth } 2682fcf5ef2aSThomas Huth 2683fcf5ef2aSThomas Huth /* rlwnm & rlwnm. */ 2684fcf5ef2aSThomas Huth static void gen_rlwnm(DisasContext *ctx) 2685fcf5ef2aSThomas Huth { 2686fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2687fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 2688fcf5ef2aSThomas Huth TCGv t_rb = cpu_gpr[rB(ctx->opcode)]; 2689fcf5ef2aSThomas Huth uint32_t mb = MB(ctx->opcode); 2690fcf5ef2aSThomas Huth uint32_t me = ME(ctx->opcode); 2691fcf5ef2aSThomas Huth target_ulong mask; 2692c4f6a4a3SDaniele Buono bool mask_in_32b = true; 2693fcf5ef2aSThomas Huth 2694fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2695fcf5ef2aSThomas Huth mb += 32; 2696fcf5ef2aSThomas Huth me += 32; 2697fcf5ef2aSThomas Huth #endif 2698fcf5ef2aSThomas Huth mask = MASK(mb, me); 2699fcf5ef2aSThomas Huth 2700c4f6a4a3SDaniele Buono #if defined(TARGET_PPC64) 2701c4f6a4a3SDaniele Buono if (mask > 0xffffffffu) { 2702c4f6a4a3SDaniele Buono mask_in_32b = false; 2703c4f6a4a3SDaniele Buono } 2704c4f6a4a3SDaniele Buono #endif 2705c4f6a4a3SDaniele Buono if (mask_in_32b) { 2706fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 2707fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 2708fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, t_rb); 2709fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, t_rs); 2710fcf5ef2aSThomas Huth tcg_gen_andi_i32(t0, t0, 0x1f); 2711fcf5ef2aSThomas Huth tcg_gen_rotl_i32(t1, t1, t0); 2712fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(t_ra, t1); 2713fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 2714fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 2715fcf5ef2aSThomas Huth } else { 2716fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2717fcf5ef2aSThomas Huth TCGv_i64 t0 = tcg_temp_new_i64(); 2718fcf5ef2aSThomas Huth tcg_gen_andi_i64(t0, t_rb, 0x1f); 2719fcf5ef2aSThomas Huth tcg_gen_deposit_i64(t_ra, t_rs, t_rs, 32, 32); 2720fcf5ef2aSThomas Huth tcg_gen_rotl_i64(t_ra, t_ra, t0); 2721fcf5ef2aSThomas Huth tcg_temp_free_i64(t0); 2722fcf5ef2aSThomas Huth #else 2723fcf5ef2aSThomas Huth g_assert_not_reached(); 2724fcf5ef2aSThomas Huth #endif 2725fcf5ef2aSThomas Huth } 2726fcf5ef2aSThomas Huth 2727fcf5ef2aSThomas Huth tcg_gen_andi_tl(t_ra, t_ra, mask); 2728fcf5ef2aSThomas Huth 2729fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2730fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2731fcf5ef2aSThomas Huth } 2732fcf5ef2aSThomas Huth } 2733fcf5ef2aSThomas Huth 2734fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2735fcf5ef2aSThomas Huth #define GEN_PPC64_R2(name, opc1, opc2) \ 2736fcf5ef2aSThomas Huth static void glue(gen_, name##0)(DisasContext *ctx) \ 2737fcf5ef2aSThomas Huth { \ 2738fcf5ef2aSThomas Huth gen_##name(ctx, 0); \ 2739fcf5ef2aSThomas Huth } \ 2740fcf5ef2aSThomas Huth \ 2741fcf5ef2aSThomas Huth static void glue(gen_, name##1)(DisasContext *ctx) \ 2742fcf5ef2aSThomas Huth { \ 2743fcf5ef2aSThomas Huth gen_##name(ctx, 1); \ 2744fcf5ef2aSThomas Huth } 2745fcf5ef2aSThomas Huth #define GEN_PPC64_R4(name, opc1, opc2) \ 2746fcf5ef2aSThomas Huth static void glue(gen_, name##0)(DisasContext *ctx) \ 2747fcf5ef2aSThomas Huth { \ 2748fcf5ef2aSThomas Huth gen_##name(ctx, 0, 0); \ 2749fcf5ef2aSThomas Huth } \ 2750fcf5ef2aSThomas Huth \ 2751fcf5ef2aSThomas Huth static void glue(gen_, name##1)(DisasContext *ctx) \ 2752fcf5ef2aSThomas Huth { \ 2753fcf5ef2aSThomas Huth gen_##name(ctx, 0, 1); \ 2754fcf5ef2aSThomas Huth } \ 2755fcf5ef2aSThomas Huth \ 2756fcf5ef2aSThomas Huth static void glue(gen_, name##2)(DisasContext *ctx) \ 2757fcf5ef2aSThomas Huth { \ 2758fcf5ef2aSThomas Huth gen_##name(ctx, 1, 0); \ 2759fcf5ef2aSThomas Huth } \ 2760fcf5ef2aSThomas Huth \ 2761fcf5ef2aSThomas Huth static void glue(gen_, name##3)(DisasContext *ctx) \ 2762fcf5ef2aSThomas Huth { \ 2763fcf5ef2aSThomas Huth gen_##name(ctx, 1, 1); \ 2764fcf5ef2aSThomas Huth } 2765fcf5ef2aSThomas Huth 2766fcf5ef2aSThomas Huth static void gen_rldinm(DisasContext *ctx, int mb, int me, int sh) 2767fcf5ef2aSThomas Huth { 2768fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2769fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 27707b4d326fSRichard Henderson int len = me - mb + 1; 27717b4d326fSRichard Henderson int rsh = (64 - sh) & 63; 2772fcf5ef2aSThomas Huth 27737b4d326fSRichard Henderson if (sh != 0 && len > 0 && me == (63 - sh)) { 27747b4d326fSRichard Henderson tcg_gen_deposit_z_tl(t_ra, t_rs, sh, len); 27757b4d326fSRichard Henderson } else if (me == 63 && rsh + len <= 64) { 27767b4d326fSRichard Henderson tcg_gen_extract_tl(t_ra, t_rs, rsh, len); 2777fcf5ef2aSThomas Huth } else { 2778fcf5ef2aSThomas Huth tcg_gen_rotli_tl(t_ra, t_rs, sh); 2779fcf5ef2aSThomas Huth tcg_gen_andi_tl(t_ra, t_ra, MASK(mb, me)); 2780fcf5ef2aSThomas Huth } 2781fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2782fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2783fcf5ef2aSThomas Huth } 2784fcf5ef2aSThomas Huth } 2785fcf5ef2aSThomas Huth 2786fcf5ef2aSThomas Huth /* rldicl - rldicl. */ 2787fcf5ef2aSThomas Huth static inline void gen_rldicl(DisasContext *ctx, int mbn, int shn) 2788fcf5ef2aSThomas Huth { 2789fcf5ef2aSThomas Huth uint32_t sh, mb; 2790fcf5ef2aSThomas Huth 2791fcf5ef2aSThomas Huth sh = SH(ctx->opcode) | (shn << 5); 2792fcf5ef2aSThomas Huth mb = MB(ctx->opcode) | (mbn << 5); 2793fcf5ef2aSThomas Huth gen_rldinm(ctx, mb, 63, sh); 2794fcf5ef2aSThomas Huth } 2795fcf5ef2aSThomas Huth GEN_PPC64_R4(rldicl, 0x1E, 0x00); 2796fcf5ef2aSThomas Huth 2797fcf5ef2aSThomas Huth /* rldicr - rldicr. */ 2798fcf5ef2aSThomas Huth static inline void gen_rldicr(DisasContext *ctx, int men, int shn) 2799fcf5ef2aSThomas Huth { 2800fcf5ef2aSThomas Huth uint32_t sh, me; 2801fcf5ef2aSThomas Huth 2802fcf5ef2aSThomas Huth sh = SH(ctx->opcode) | (shn << 5); 2803fcf5ef2aSThomas Huth me = MB(ctx->opcode) | (men << 5); 2804fcf5ef2aSThomas Huth gen_rldinm(ctx, 0, me, sh); 2805fcf5ef2aSThomas Huth } 2806fcf5ef2aSThomas Huth GEN_PPC64_R4(rldicr, 0x1E, 0x02); 2807fcf5ef2aSThomas Huth 2808fcf5ef2aSThomas Huth /* rldic - rldic. */ 2809fcf5ef2aSThomas Huth static inline void gen_rldic(DisasContext *ctx, int mbn, int shn) 2810fcf5ef2aSThomas Huth { 2811fcf5ef2aSThomas Huth uint32_t sh, mb; 2812fcf5ef2aSThomas Huth 2813fcf5ef2aSThomas Huth sh = SH(ctx->opcode) | (shn << 5); 2814fcf5ef2aSThomas Huth mb = MB(ctx->opcode) | (mbn << 5); 2815fcf5ef2aSThomas Huth gen_rldinm(ctx, mb, 63 - sh, sh); 2816fcf5ef2aSThomas Huth } 2817fcf5ef2aSThomas Huth GEN_PPC64_R4(rldic, 0x1E, 0x04); 2818fcf5ef2aSThomas Huth 2819fcf5ef2aSThomas Huth static void gen_rldnm(DisasContext *ctx, int mb, int me) 2820fcf5ef2aSThomas Huth { 2821fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2822fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 2823fcf5ef2aSThomas Huth TCGv t_rb = cpu_gpr[rB(ctx->opcode)]; 2824fcf5ef2aSThomas Huth TCGv t0; 2825fcf5ef2aSThomas Huth 2826fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2827fcf5ef2aSThomas Huth tcg_gen_andi_tl(t0, t_rb, 0x3f); 2828fcf5ef2aSThomas Huth tcg_gen_rotl_tl(t_ra, t_rs, t0); 2829fcf5ef2aSThomas Huth tcg_temp_free(t0); 2830fcf5ef2aSThomas Huth 2831fcf5ef2aSThomas Huth tcg_gen_andi_tl(t_ra, t_ra, MASK(mb, me)); 2832fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2833fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2834fcf5ef2aSThomas Huth } 2835fcf5ef2aSThomas Huth } 2836fcf5ef2aSThomas Huth 2837fcf5ef2aSThomas Huth /* rldcl - rldcl. */ 2838fcf5ef2aSThomas Huth static inline void gen_rldcl(DisasContext *ctx, int mbn) 2839fcf5ef2aSThomas Huth { 2840fcf5ef2aSThomas Huth uint32_t mb; 2841fcf5ef2aSThomas Huth 2842fcf5ef2aSThomas Huth mb = MB(ctx->opcode) | (mbn << 5); 2843fcf5ef2aSThomas Huth gen_rldnm(ctx, mb, 63); 2844fcf5ef2aSThomas Huth } 2845fcf5ef2aSThomas Huth GEN_PPC64_R2(rldcl, 0x1E, 0x08); 2846fcf5ef2aSThomas Huth 2847fcf5ef2aSThomas Huth /* rldcr - rldcr. */ 2848fcf5ef2aSThomas Huth static inline void gen_rldcr(DisasContext *ctx, int men) 2849fcf5ef2aSThomas Huth { 2850fcf5ef2aSThomas Huth uint32_t me; 2851fcf5ef2aSThomas Huth 2852fcf5ef2aSThomas Huth me = MB(ctx->opcode) | (men << 5); 2853fcf5ef2aSThomas Huth gen_rldnm(ctx, 0, me); 2854fcf5ef2aSThomas Huth } 2855fcf5ef2aSThomas Huth GEN_PPC64_R2(rldcr, 0x1E, 0x09); 2856fcf5ef2aSThomas Huth 2857fcf5ef2aSThomas Huth /* rldimi - rldimi. */ 2858fcf5ef2aSThomas Huth static void gen_rldimi(DisasContext *ctx, int mbn, int shn) 2859fcf5ef2aSThomas Huth { 2860fcf5ef2aSThomas Huth TCGv t_ra = cpu_gpr[rA(ctx->opcode)]; 2861fcf5ef2aSThomas Huth TCGv t_rs = cpu_gpr[rS(ctx->opcode)]; 2862fcf5ef2aSThomas Huth uint32_t sh = SH(ctx->opcode) | (shn << 5); 2863fcf5ef2aSThomas Huth uint32_t mb = MB(ctx->opcode) | (mbn << 5); 2864fcf5ef2aSThomas Huth uint32_t me = 63 - sh; 2865fcf5ef2aSThomas Huth 2866fcf5ef2aSThomas Huth if (mb <= me) { 2867fcf5ef2aSThomas Huth tcg_gen_deposit_tl(t_ra, t_ra, t_rs, sh, me - mb + 1); 2868fcf5ef2aSThomas Huth } else { 2869fcf5ef2aSThomas Huth target_ulong mask = MASK(mb, me); 2870fcf5ef2aSThomas Huth TCGv t1 = tcg_temp_new(); 2871fcf5ef2aSThomas Huth 2872fcf5ef2aSThomas Huth tcg_gen_rotli_tl(t1, t_rs, sh); 2873fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, t1, mask); 2874fcf5ef2aSThomas Huth tcg_gen_andi_tl(t_ra, t_ra, ~mask); 2875fcf5ef2aSThomas Huth tcg_gen_or_tl(t_ra, t_ra, t1); 2876fcf5ef2aSThomas Huth tcg_temp_free(t1); 2877fcf5ef2aSThomas Huth } 2878fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2879fcf5ef2aSThomas Huth gen_set_Rc0(ctx, t_ra); 2880fcf5ef2aSThomas Huth } 2881fcf5ef2aSThomas Huth } 2882fcf5ef2aSThomas Huth GEN_PPC64_R4(rldimi, 0x1E, 0x06); 2883fcf5ef2aSThomas Huth #endif 2884fcf5ef2aSThomas Huth 2885fcf5ef2aSThomas Huth /*** Integer shift ***/ 2886fcf5ef2aSThomas Huth 2887fcf5ef2aSThomas Huth /* slw & slw. */ 2888fcf5ef2aSThomas Huth static void gen_slw(DisasContext *ctx) 2889fcf5ef2aSThomas Huth { 2890fcf5ef2aSThomas Huth TCGv t0, t1; 2891fcf5ef2aSThomas Huth 2892fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2893fcf5ef2aSThomas Huth /* AND rS with a mask that is 0 when rB >= 0x20 */ 2894fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2895fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x3a); 2896fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x3f); 2897fcf5ef2aSThomas Huth #else 2898fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x1a); 2899fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x1f); 2900fcf5ef2aSThomas Huth #endif 2901fcf5ef2aSThomas Huth tcg_gen_andc_tl(t0, cpu_gpr[rS(ctx->opcode)], t0); 2902fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 2903fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, cpu_gpr[rB(ctx->opcode)], 0x1f); 2904fcf5ef2aSThomas Huth tcg_gen_shl_tl(cpu_gpr[rA(ctx->opcode)], t0, t1); 2905fcf5ef2aSThomas Huth tcg_temp_free(t1); 2906fcf5ef2aSThomas Huth tcg_temp_free(t0); 2907fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]); 2908efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2909fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2910fcf5ef2aSThomas Huth } 2911efe843d8SDavid Gibson } 2912fcf5ef2aSThomas Huth 2913fcf5ef2aSThomas Huth /* sraw & sraw. */ 2914fcf5ef2aSThomas Huth static void gen_sraw(DisasContext *ctx) 2915fcf5ef2aSThomas Huth { 2916fcf5ef2aSThomas Huth gen_helper_sraw(cpu_gpr[rA(ctx->opcode)], cpu_env, 2917fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 2918efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2919fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2920fcf5ef2aSThomas Huth } 2921efe843d8SDavid Gibson } 2922fcf5ef2aSThomas Huth 2923fcf5ef2aSThomas Huth /* srawi & srawi. */ 2924fcf5ef2aSThomas Huth static void gen_srawi(DisasContext *ctx) 2925fcf5ef2aSThomas Huth { 2926fcf5ef2aSThomas Huth int sh = SH(ctx->opcode); 2927fcf5ef2aSThomas Huth TCGv dst = cpu_gpr[rA(ctx->opcode)]; 2928fcf5ef2aSThomas Huth TCGv src = cpu_gpr[rS(ctx->opcode)]; 2929fcf5ef2aSThomas Huth if (sh == 0) { 2930fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(dst, src); 2931fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ca, 0); 2932af1c259fSSandipan Das if (is_isa300(ctx)) { 2933af1c259fSSandipan Das tcg_gen_movi_tl(cpu_ca32, 0); 2934af1c259fSSandipan Das } 2935fcf5ef2aSThomas Huth } else { 2936fcf5ef2aSThomas Huth TCGv t0; 2937fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(dst, src); 2938fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_ca, dst, (1ULL << sh) - 1); 2939fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2940fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, dst, TARGET_LONG_BITS - 1); 2941fcf5ef2aSThomas Huth tcg_gen_and_tl(cpu_ca, cpu_ca, t0); 2942fcf5ef2aSThomas Huth tcg_temp_free(t0); 2943fcf5ef2aSThomas Huth tcg_gen_setcondi_tl(TCG_COND_NE, cpu_ca, cpu_ca, 0); 2944af1c259fSSandipan Das if (is_isa300(ctx)) { 2945af1c259fSSandipan Das tcg_gen_mov_tl(cpu_ca32, cpu_ca); 2946af1c259fSSandipan Das } 2947fcf5ef2aSThomas Huth tcg_gen_sari_tl(dst, dst, sh); 2948fcf5ef2aSThomas Huth } 2949fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 2950fcf5ef2aSThomas Huth gen_set_Rc0(ctx, dst); 2951fcf5ef2aSThomas Huth } 2952fcf5ef2aSThomas Huth } 2953fcf5ef2aSThomas Huth 2954fcf5ef2aSThomas Huth /* srw & srw. */ 2955fcf5ef2aSThomas Huth static void gen_srw(DisasContext *ctx) 2956fcf5ef2aSThomas Huth { 2957fcf5ef2aSThomas Huth TCGv t0, t1; 2958fcf5ef2aSThomas Huth 2959fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2960fcf5ef2aSThomas Huth /* AND rS with a mask that is 0 when rB >= 0x20 */ 2961fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2962fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x3a); 2963fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x3f); 2964fcf5ef2aSThomas Huth #else 2965fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x1a); 2966fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x1f); 2967fcf5ef2aSThomas Huth #endif 2968fcf5ef2aSThomas Huth tcg_gen_andc_tl(t0, cpu_gpr[rS(ctx->opcode)], t0); 2969fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(t0, t0); 2970fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 2971fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, cpu_gpr[rB(ctx->opcode)], 0x1f); 2972fcf5ef2aSThomas Huth tcg_gen_shr_tl(cpu_gpr[rA(ctx->opcode)], t0, t1); 2973fcf5ef2aSThomas Huth tcg_temp_free(t1); 2974fcf5ef2aSThomas Huth tcg_temp_free(t0); 2975efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2976fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2977fcf5ef2aSThomas Huth } 2978efe843d8SDavid Gibson } 2979fcf5ef2aSThomas Huth 2980fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 2981fcf5ef2aSThomas Huth /* sld & sld. */ 2982fcf5ef2aSThomas Huth static void gen_sld(DisasContext *ctx) 2983fcf5ef2aSThomas Huth { 2984fcf5ef2aSThomas Huth TCGv t0, t1; 2985fcf5ef2aSThomas Huth 2986fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 2987fcf5ef2aSThomas Huth /* AND rS with a mask that is 0 when rB >= 0x40 */ 2988fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x39); 2989fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x3f); 2990fcf5ef2aSThomas Huth tcg_gen_andc_tl(t0, cpu_gpr[rS(ctx->opcode)], t0); 2991fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 2992fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, cpu_gpr[rB(ctx->opcode)], 0x3f); 2993fcf5ef2aSThomas Huth tcg_gen_shl_tl(cpu_gpr[rA(ctx->opcode)], t0, t1); 2994fcf5ef2aSThomas Huth tcg_temp_free(t1); 2995fcf5ef2aSThomas Huth tcg_temp_free(t0); 2996efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 2997fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 2998fcf5ef2aSThomas Huth } 2999efe843d8SDavid Gibson } 3000fcf5ef2aSThomas Huth 3001fcf5ef2aSThomas Huth /* srad & srad. */ 3002fcf5ef2aSThomas Huth static void gen_srad(DisasContext *ctx) 3003fcf5ef2aSThomas Huth { 3004fcf5ef2aSThomas Huth gen_helper_srad(cpu_gpr[rA(ctx->opcode)], cpu_env, 3005fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 3006efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 3007fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 3008fcf5ef2aSThomas Huth } 3009efe843d8SDavid Gibson } 3010fcf5ef2aSThomas Huth /* sradi & sradi. */ 3011fcf5ef2aSThomas Huth static inline void gen_sradi(DisasContext *ctx, int n) 3012fcf5ef2aSThomas Huth { 3013fcf5ef2aSThomas Huth int sh = SH(ctx->opcode) + (n << 5); 3014fcf5ef2aSThomas Huth TCGv dst = cpu_gpr[rA(ctx->opcode)]; 3015fcf5ef2aSThomas Huth TCGv src = cpu_gpr[rS(ctx->opcode)]; 3016fcf5ef2aSThomas Huth if (sh == 0) { 3017fcf5ef2aSThomas Huth tcg_gen_mov_tl(dst, src); 3018fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ca, 0); 3019af1c259fSSandipan Das if (is_isa300(ctx)) { 3020af1c259fSSandipan Das tcg_gen_movi_tl(cpu_ca32, 0); 3021af1c259fSSandipan Das } 3022fcf5ef2aSThomas Huth } else { 3023fcf5ef2aSThomas Huth TCGv t0; 3024fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_ca, src, (1ULL << sh) - 1); 3025fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3026fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, src, TARGET_LONG_BITS - 1); 3027fcf5ef2aSThomas Huth tcg_gen_and_tl(cpu_ca, cpu_ca, t0); 3028fcf5ef2aSThomas Huth tcg_temp_free(t0); 3029fcf5ef2aSThomas Huth tcg_gen_setcondi_tl(TCG_COND_NE, cpu_ca, cpu_ca, 0); 3030af1c259fSSandipan Das if (is_isa300(ctx)) { 3031af1c259fSSandipan Das tcg_gen_mov_tl(cpu_ca32, cpu_ca); 3032af1c259fSSandipan Das } 3033fcf5ef2aSThomas Huth tcg_gen_sari_tl(dst, src, sh); 3034fcf5ef2aSThomas Huth } 3035fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 3036fcf5ef2aSThomas Huth gen_set_Rc0(ctx, dst); 3037fcf5ef2aSThomas Huth } 3038fcf5ef2aSThomas Huth } 3039fcf5ef2aSThomas Huth 3040fcf5ef2aSThomas Huth static void gen_sradi0(DisasContext *ctx) 3041fcf5ef2aSThomas Huth { 3042fcf5ef2aSThomas Huth gen_sradi(ctx, 0); 3043fcf5ef2aSThomas Huth } 3044fcf5ef2aSThomas Huth 3045fcf5ef2aSThomas Huth static void gen_sradi1(DisasContext *ctx) 3046fcf5ef2aSThomas Huth { 3047fcf5ef2aSThomas Huth gen_sradi(ctx, 1); 3048fcf5ef2aSThomas Huth } 3049fcf5ef2aSThomas Huth 3050fcf5ef2aSThomas Huth /* extswsli & extswsli. */ 3051fcf5ef2aSThomas Huth static inline void gen_extswsli(DisasContext *ctx, int n) 3052fcf5ef2aSThomas Huth { 3053fcf5ef2aSThomas Huth int sh = SH(ctx->opcode) + (n << 5); 3054fcf5ef2aSThomas Huth TCGv dst = cpu_gpr[rA(ctx->opcode)]; 3055fcf5ef2aSThomas Huth TCGv src = cpu_gpr[rS(ctx->opcode)]; 3056fcf5ef2aSThomas Huth 3057fcf5ef2aSThomas Huth tcg_gen_ext32s_tl(dst, src); 3058fcf5ef2aSThomas Huth tcg_gen_shli_tl(dst, dst, sh); 3059fcf5ef2aSThomas Huth if (unlikely(Rc(ctx->opcode) != 0)) { 3060fcf5ef2aSThomas Huth gen_set_Rc0(ctx, dst); 3061fcf5ef2aSThomas Huth } 3062fcf5ef2aSThomas Huth } 3063fcf5ef2aSThomas Huth 3064fcf5ef2aSThomas Huth static void gen_extswsli0(DisasContext *ctx) 3065fcf5ef2aSThomas Huth { 3066fcf5ef2aSThomas Huth gen_extswsli(ctx, 0); 3067fcf5ef2aSThomas Huth } 3068fcf5ef2aSThomas Huth 3069fcf5ef2aSThomas Huth static void gen_extswsli1(DisasContext *ctx) 3070fcf5ef2aSThomas Huth { 3071fcf5ef2aSThomas Huth gen_extswsli(ctx, 1); 3072fcf5ef2aSThomas Huth } 3073fcf5ef2aSThomas Huth 3074fcf5ef2aSThomas Huth /* srd & srd. */ 3075fcf5ef2aSThomas Huth static void gen_srd(DisasContext *ctx) 3076fcf5ef2aSThomas Huth { 3077fcf5ef2aSThomas Huth TCGv t0, t1; 3078fcf5ef2aSThomas Huth 3079fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3080fcf5ef2aSThomas Huth /* AND rS with a mask that is 0 when rB >= 0x40 */ 3081fcf5ef2aSThomas Huth tcg_gen_shli_tl(t0, cpu_gpr[rB(ctx->opcode)], 0x39); 3082fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, t0, 0x3f); 3083fcf5ef2aSThomas Huth tcg_gen_andc_tl(t0, cpu_gpr[rS(ctx->opcode)], t0); 3084fcf5ef2aSThomas Huth t1 = tcg_temp_new(); 3085fcf5ef2aSThomas Huth tcg_gen_andi_tl(t1, cpu_gpr[rB(ctx->opcode)], 0x3f); 3086fcf5ef2aSThomas Huth tcg_gen_shr_tl(cpu_gpr[rA(ctx->opcode)], t0, t1); 3087fcf5ef2aSThomas Huth tcg_temp_free(t1); 3088fcf5ef2aSThomas Huth tcg_temp_free(t0); 3089efe843d8SDavid Gibson if (unlikely(Rc(ctx->opcode) != 0)) { 3090fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); 3091fcf5ef2aSThomas Huth } 3092efe843d8SDavid Gibson } 3093fcf5ef2aSThomas Huth #endif 3094fcf5ef2aSThomas Huth 3095fcf5ef2aSThomas Huth /*** Addressing modes ***/ 3096fcf5ef2aSThomas Huth /* Register indirect with immediate index : EA = (rA|0) + SIMM */ 3097fcf5ef2aSThomas Huth static inline void gen_addr_imm_index(DisasContext *ctx, TCGv EA, 3098fcf5ef2aSThomas Huth target_long maskl) 3099fcf5ef2aSThomas Huth { 3100fcf5ef2aSThomas Huth target_long simm = SIMM(ctx->opcode); 3101fcf5ef2aSThomas Huth 3102fcf5ef2aSThomas Huth simm &= ~maskl; 3103fcf5ef2aSThomas Huth if (rA(ctx->opcode) == 0) { 3104fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3105fcf5ef2aSThomas Huth simm = (uint32_t)simm; 3106fcf5ef2aSThomas Huth } 3107fcf5ef2aSThomas Huth tcg_gen_movi_tl(EA, simm); 3108fcf5ef2aSThomas Huth } else if (likely(simm != 0)) { 3109fcf5ef2aSThomas Huth tcg_gen_addi_tl(EA, cpu_gpr[rA(ctx->opcode)], simm); 3110fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3111fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(EA, EA); 3112fcf5ef2aSThomas Huth } 3113fcf5ef2aSThomas Huth } else { 3114fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3115fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(EA, cpu_gpr[rA(ctx->opcode)]); 3116fcf5ef2aSThomas Huth } else { 3117fcf5ef2aSThomas Huth tcg_gen_mov_tl(EA, cpu_gpr[rA(ctx->opcode)]); 3118fcf5ef2aSThomas Huth } 3119fcf5ef2aSThomas Huth } 3120fcf5ef2aSThomas Huth } 3121fcf5ef2aSThomas Huth 3122fcf5ef2aSThomas Huth static inline void gen_addr_reg_index(DisasContext *ctx, TCGv EA) 3123fcf5ef2aSThomas Huth { 3124fcf5ef2aSThomas Huth if (rA(ctx->opcode) == 0) { 3125fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3126fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(EA, cpu_gpr[rB(ctx->opcode)]); 3127fcf5ef2aSThomas Huth } else { 3128fcf5ef2aSThomas Huth tcg_gen_mov_tl(EA, cpu_gpr[rB(ctx->opcode)]); 3129fcf5ef2aSThomas Huth } 3130fcf5ef2aSThomas Huth } else { 3131fcf5ef2aSThomas Huth tcg_gen_add_tl(EA, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 3132fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3133fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(EA, EA); 3134fcf5ef2aSThomas Huth } 3135fcf5ef2aSThomas Huth } 3136fcf5ef2aSThomas Huth } 3137fcf5ef2aSThomas Huth 3138fcf5ef2aSThomas Huth static inline void gen_addr_register(DisasContext *ctx, TCGv EA) 3139fcf5ef2aSThomas Huth { 3140fcf5ef2aSThomas Huth if (rA(ctx->opcode) == 0) { 3141fcf5ef2aSThomas Huth tcg_gen_movi_tl(EA, 0); 3142fcf5ef2aSThomas Huth } else if (NARROW_MODE(ctx)) { 3143fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(EA, cpu_gpr[rA(ctx->opcode)]); 3144fcf5ef2aSThomas Huth } else { 3145fcf5ef2aSThomas Huth tcg_gen_mov_tl(EA, cpu_gpr[rA(ctx->opcode)]); 3146fcf5ef2aSThomas Huth } 3147fcf5ef2aSThomas Huth } 3148fcf5ef2aSThomas Huth 3149fcf5ef2aSThomas Huth static inline void gen_addr_add(DisasContext *ctx, TCGv ret, TCGv arg1, 3150fcf5ef2aSThomas Huth target_long val) 3151fcf5ef2aSThomas Huth { 3152fcf5ef2aSThomas Huth tcg_gen_addi_tl(ret, arg1, val); 3153fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 3154fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(ret, ret); 3155fcf5ef2aSThomas Huth } 3156fcf5ef2aSThomas Huth } 3157fcf5ef2aSThomas Huth 3158fcf5ef2aSThomas Huth static inline void gen_align_no_le(DisasContext *ctx) 3159fcf5ef2aSThomas Huth { 3160fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_ALIGN, 3161fcf5ef2aSThomas Huth (ctx->opcode & 0x03FF0000) | POWERPC_EXCP_ALIGN_LE); 3162fcf5ef2aSThomas Huth } 3163fcf5ef2aSThomas Huth 3164eb63efd9SFernando Eckhardt Valle static TCGv do_ea_calc(DisasContext *ctx, int ra, TCGv displ) 3165eb63efd9SFernando Eckhardt Valle { 3166eb63efd9SFernando Eckhardt Valle TCGv ea = tcg_temp_new(); 3167eb63efd9SFernando Eckhardt Valle if (ra) { 3168eb63efd9SFernando Eckhardt Valle tcg_gen_add_tl(ea, cpu_gpr[ra], displ); 3169eb63efd9SFernando Eckhardt Valle } else { 3170eb63efd9SFernando Eckhardt Valle tcg_gen_mov_tl(ea, displ); 3171eb63efd9SFernando Eckhardt Valle } 3172eb63efd9SFernando Eckhardt Valle if (NARROW_MODE(ctx)) { 3173eb63efd9SFernando Eckhardt Valle tcg_gen_ext32u_tl(ea, ea); 3174eb63efd9SFernando Eckhardt Valle } 3175eb63efd9SFernando Eckhardt Valle return ea; 3176eb63efd9SFernando Eckhardt Valle } 3177eb63efd9SFernando Eckhardt Valle 3178fcf5ef2aSThomas Huth /*** Integer load ***/ 3179fcf5ef2aSThomas Huth #define DEF_MEMOP(op) ((op) | ctx->default_tcg_memop_mask) 3180fcf5ef2aSThomas Huth #define BSWAP_MEMOP(op) ((op) | (ctx->default_tcg_memop_mask ^ MO_BSWAP)) 3181fcf5ef2aSThomas Huth 3182fcf5ef2aSThomas Huth #define GEN_QEMU_LOAD_TL(ldop, op) \ 3183fcf5ef2aSThomas Huth static void glue(gen_qemu_, ldop)(DisasContext *ctx, \ 3184fcf5ef2aSThomas Huth TCGv val, \ 3185fcf5ef2aSThomas Huth TCGv addr) \ 3186fcf5ef2aSThomas Huth { \ 3187fcf5ef2aSThomas Huth tcg_gen_qemu_ld_tl(val, addr, ctx->mem_idx, op); \ 3188fcf5ef2aSThomas Huth } 3189fcf5ef2aSThomas Huth 3190fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld8u, DEF_MEMOP(MO_UB)) 3191fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld16u, DEF_MEMOP(MO_UW)) 3192fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld16s, DEF_MEMOP(MO_SW)) 3193fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld32u, DEF_MEMOP(MO_UL)) 3194fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld32s, DEF_MEMOP(MO_SL)) 3195fcf5ef2aSThomas Huth 3196fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld16ur, BSWAP_MEMOP(MO_UW)) 3197fcf5ef2aSThomas Huth GEN_QEMU_LOAD_TL(ld32ur, BSWAP_MEMOP(MO_UL)) 3198fcf5ef2aSThomas Huth 3199fcf5ef2aSThomas Huth #define GEN_QEMU_LOAD_64(ldop, op) \ 3200fcf5ef2aSThomas Huth static void glue(gen_qemu_, glue(ldop, _i64))(DisasContext *ctx, \ 3201fcf5ef2aSThomas Huth TCGv_i64 val, \ 3202fcf5ef2aSThomas Huth TCGv addr) \ 3203fcf5ef2aSThomas Huth { \ 3204fcf5ef2aSThomas Huth tcg_gen_qemu_ld_i64(val, addr, ctx->mem_idx, op); \ 3205fcf5ef2aSThomas Huth } 3206fcf5ef2aSThomas Huth 3207fcf5ef2aSThomas Huth GEN_QEMU_LOAD_64(ld8u, DEF_MEMOP(MO_UB)) 3208fcf5ef2aSThomas Huth GEN_QEMU_LOAD_64(ld16u, DEF_MEMOP(MO_UW)) 3209fcf5ef2aSThomas Huth GEN_QEMU_LOAD_64(ld32u, DEF_MEMOP(MO_UL)) 3210fcf5ef2aSThomas Huth GEN_QEMU_LOAD_64(ld32s, DEF_MEMOP(MO_SL)) 3211fc313c64SFrédéric Pétrot GEN_QEMU_LOAD_64(ld64, DEF_MEMOP(MO_UQ)) 3212fcf5ef2aSThomas Huth 3213fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3214fc313c64SFrédéric Pétrot GEN_QEMU_LOAD_64(ld64ur, BSWAP_MEMOP(MO_UQ)) 3215fcf5ef2aSThomas Huth #endif 3216fcf5ef2aSThomas Huth 3217fcf5ef2aSThomas Huth #define GEN_QEMU_STORE_TL(stop, op) \ 3218fcf5ef2aSThomas Huth static void glue(gen_qemu_, stop)(DisasContext *ctx, \ 3219fcf5ef2aSThomas Huth TCGv val, \ 3220fcf5ef2aSThomas Huth TCGv addr) \ 3221fcf5ef2aSThomas Huth { \ 3222fcf5ef2aSThomas Huth tcg_gen_qemu_st_tl(val, addr, ctx->mem_idx, op); \ 3223fcf5ef2aSThomas Huth } 3224fcf5ef2aSThomas Huth 3225e8f4c8d6SRichard Henderson #if defined(TARGET_PPC64) || !defined(CONFIG_USER_ONLY) 3226fcf5ef2aSThomas Huth GEN_QEMU_STORE_TL(st8, DEF_MEMOP(MO_UB)) 3227e8f4c8d6SRichard Henderson #endif 3228fcf5ef2aSThomas Huth GEN_QEMU_STORE_TL(st16, DEF_MEMOP(MO_UW)) 3229fcf5ef2aSThomas Huth GEN_QEMU_STORE_TL(st32, DEF_MEMOP(MO_UL)) 3230fcf5ef2aSThomas Huth 3231fcf5ef2aSThomas Huth GEN_QEMU_STORE_TL(st16r, BSWAP_MEMOP(MO_UW)) 3232fcf5ef2aSThomas Huth GEN_QEMU_STORE_TL(st32r, BSWAP_MEMOP(MO_UL)) 3233fcf5ef2aSThomas Huth 3234fcf5ef2aSThomas Huth #define GEN_QEMU_STORE_64(stop, op) \ 3235fcf5ef2aSThomas Huth static void glue(gen_qemu_, glue(stop, _i64))(DisasContext *ctx, \ 3236fcf5ef2aSThomas Huth TCGv_i64 val, \ 3237fcf5ef2aSThomas Huth TCGv addr) \ 3238fcf5ef2aSThomas Huth { \ 3239fcf5ef2aSThomas Huth tcg_gen_qemu_st_i64(val, addr, ctx->mem_idx, op); \ 3240fcf5ef2aSThomas Huth } 3241fcf5ef2aSThomas Huth 3242fcf5ef2aSThomas Huth GEN_QEMU_STORE_64(st8, DEF_MEMOP(MO_UB)) 3243fcf5ef2aSThomas Huth GEN_QEMU_STORE_64(st16, DEF_MEMOP(MO_UW)) 3244fcf5ef2aSThomas Huth GEN_QEMU_STORE_64(st32, DEF_MEMOP(MO_UL)) 3245fc313c64SFrédéric Pétrot GEN_QEMU_STORE_64(st64, DEF_MEMOP(MO_UQ)) 3246fcf5ef2aSThomas Huth 3247fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3248fc313c64SFrédéric Pétrot GEN_QEMU_STORE_64(st64r, BSWAP_MEMOP(MO_UQ)) 3249fcf5ef2aSThomas Huth #endif 3250fcf5ef2aSThomas Huth 3251fcf5ef2aSThomas Huth #define GEN_LDX_E(name, ldop, opc2, opc3, type, type2, chk) \ 3252fcf5ef2aSThomas Huth static void glue(gen_, name##x)(DisasContext *ctx) \ 3253fcf5ef2aSThomas Huth { \ 3254fcf5ef2aSThomas Huth TCGv EA; \ 3255fcf5ef2aSThomas Huth chk; \ 3256fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); \ 3257fcf5ef2aSThomas Huth EA = tcg_temp_new(); \ 3258fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); \ 3259fcf5ef2aSThomas Huth gen_qemu_##ldop(ctx, cpu_gpr[rD(ctx->opcode)], EA); \ 3260fcf5ef2aSThomas Huth tcg_temp_free(EA); \ 3261fcf5ef2aSThomas Huth } 3262fcf5ef2aSThomas Huth 3263fcf5ef2aSThomas Huth #define GEN_LDX(name, ldop, opc2, opc3, type) \ 3264fcf5ef2aSThomas Huth GEN_LDX_E(name, ldop, opc2, opc3, type, PPC_NONE, CHK_NONE) 3265fcf5ef2aSThomas Huth 3266fcf5ef2aSThomas Huth #define GEN_LDX_HVRM(name, ldop, opc2, opc3, type) \ 3267fcf5ef2aSThomas Huth GEN_LDX_E(name, ldop, opc2, opc3, type, PPC_NONE, CHK_HVRM) 3268fcf5ef2aSThomas Huth 326950728199SRoman Kapl #define GEN_LDEPX(name, ldop, opc2, opc3) \ 327050728199SRoman Kapl static void glue(gen_, name##epx)(DisasContext *ctx) \ 327150728199SRoman Kapl { \ 327250728199SRoman Kapl TCGv EA; \ 327350728199SRoman Kapl CHK_SV; \ 327450728199SRoman Kapl gen_set_access_type(ctx, ACCESS_INT); \ 327550728199SRoman Kapl EA = tcg_temp_new(); \ 327650728199SRoman Kapl gen_addr_reg_index(ctx, EA); \ 327750728199SRoman Kapl tcg_gen_qemu_ld_tl(cpu_gpr[rD(ctx->opcode)], EA, PPC_TLB_EPID_LOAD, ldop);\ 327850728199SRoman Kapl tcg_temp_free(EA); \ 327950728199SRoman Kapl } 328050728199SRoman Kapl 328150728199SRoman Kapl GEN_LDEPX(lb, DEF_MEMOP(MO_UB), 0x1F, 0x02) 328250728199SRoman Kapl GEN_LDEPX(lh, DEF_MEMOP(MO_UW), 0x1F, 0x08) 328350728199SRoman Kapl GEN_LDEPX(lw, DEF_MEMOP(MO_UL), 0x1F, 0x00) 328450728199SRoman Kapl #if defined(TARGET_PPC64) 3285fc313c64SFrédéric Pétrot GEN_LDEPX(ld, DEF_MEMOP(MO_UQ), 0x1D, 0x00) 328650728199SRoman Kapl #endif 328750728199SRoman Kapl 3288fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3289fcf5ef2aSThomas Huth /* CI load/store variants */ 3290fcf5ef2aSThomas Huth GEN_LDX_HVRM(ldcix, ld64_i64, 0x15, 0x1b, PPC_CILDST) 3291fcf5ef2aSThomas Huth GEN_LDX_HVRM(lwzcix, ld32u, 0x15, 0x15, PPC_CILDST) 3292fcf5ef2aSThomas Huth GEN_LDX_HVRM(lhzcix, ld16u, 0x15, 0x19, PPC_CILDST) 3293fcf5ef2aSThomas Huth GEN_LDX_HVRM(lbzcix, ld8u, 0x15, 0x1a, PPC_CILDST) 3294fcf5ef2aSThomas Huth #endif 3295fcf5ef2aSThomas Huth 3296fcf5ef2aSThomas Huth /*** Integer store ***/ 3297fcf5ef2aSThomas Huth #define GEN_STX_E(name, stop, opc2, opc3, type, type2, chk) \ 3298fcf5ef2aSThomas Huth static void glue(gen_, name##x)(DisasContext *ctx) \ 3299fcf5ef2aSThomas Huth { \ 3300fcf5ef2aSThomas Huth TCGv EA; \ 3301fcf5ef2aSThomas Huth chk; \ 3302fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); \ 3303fcf5ef2aSThomas Huth EA = tcg_temp_new(); \ 3304fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); \ 3305fcf5ef2aSThomas Huth gen_qemu_##stop(ctx, cpu_gpr[rS(ctx->opcode)], EA); \ 3306fcf5ef2aSThomas Huth tcg_temp_free(EA); \ 3307fcf5ef2aSThomas Huth } 3308fcf5ef2aSThomas Huth #define GEN_STX(name, stop, opc2, opc3, type) \ 3309fcf5ef2aSThomas Huth GEN_STX_E(name, stop, opc2, opc3, type, PPC_NONE, CHK_NONE) 3310fcf5ef2aSThomas Huth 3311fcf5ef2aSThomas Huth #define GEN_STX_HVRM(name, stop, opc2, opc3, type) \ 3312fcf5ef2aSThomas Huth GEN_STX_E(name, stop, opc2, opc3, type, PPC_NONE, CHK_HVRM) 3313fcf5ef2aSThomas Huth 331450728199SRoman Kapl #define GEN_STEPX(name, stop, opc2, opc3) \ 331550728199SRoman Kapl static void glue(gen_, name##epx)(DisasContext *ctx) \ 331650728199SRoman Kapl { \ 331750728199SRoman Kapl TCGv EA; \ 331850728199SRoman Kapl CHK_SV; \ 331950728199SRoman Kapl gen_set_access_type(ctx, ACCESS_INT); \ 332050728199SRoman Kapl EA = tcg_temp_new(); \ 332150728199SRoman Kapl gen_addr_reg_index(ctx, EA); \ 332250728199SRoman Kapl tcg_gen_qemu_st_tl( \ 332350728199SRoman Kapl cpu_gpr[rD(ctx->opcode)], EA, PPC_TLB_EPID_STORE, stop); \ 332450728199SRoman Kapl tcg_temp_free(EA); \ 332550728199SRoman Kapl } 332650728199SRoman Kapl 332750728199SRoman Kapl GEN_STEPX(stb, DEF_MEMOP(MO_UB), 0x1F, 0x06) 332850728199SRoman Kapl GEN_STEPX(sth, DEF_MEMOP(MO_UW), 0x1F, 0x0C) 332950728199SRoman Kapl GEN_STEPX(stw, DEF_MEMOP(MO_UL), 0x1F, 0x04) 333050728199SRoman Kapl #if defined(TARGET_PPC64) 3331fc313c64SFrédéric Pétrot GEN_STEPX(std, DEF_MEMOP(MO_UQ), 0x1d, 0x04) 333250728199SRoman Kapl #endif 333350728199SRoman Kapl 3334fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3335fcf5ef2aSThomas Huth GEN_STX_HVRM(stdcix, st64_i64, 0x15, 0x1f, PPC_CILDST) 3336fcf5ef2aSThomas Huth GEN_STX_HVRM(stwcix, st32, 0x15, 0x1c, PPC_CILDST) 3337fcf5ef2aSThomas Huth GEN_STX_HVRM(sthcix, st16, 0x15, 0x1d, PPC_CILDST) 3338fcf5ef2aSThomas Huth GEN_STX_HVRM(stbcix, st8, 0x15, 0x1e, PPC_CILDST) 3339fcf5ef2aSThomas Huth #endif 3340fcf5ef2aSThomas Huth /*** Integer load and store with byte reverse ***/ 3341fcf5ef2aSThomas Huth 3342fcf5ef2aSThomas Huth /* lhbrx */ 3343fcf5ef2aSThomas Huth GEN_LDX(lhbr, ld16ur, 0x16, 0x18, PPC_INTEGER); 3344fcf5ef2aSThomas Huth 3345fcf5ef2aSThomas Huth /* lwbrx */ 3346fcf5ef2aSThomas Huth GEN_LDX(lwbr, ld32ur, 0x16, 0x10, PPC_INTEGER); 3347fcf5ef2aSThomas Huth 3348fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3349fcf5ef2aSThomas Huth /* ldbrx */ 3350fcf5ef2aSThomas Huth GEN_LDX_E(ldbr, ld64ur_i64, 0x14, 0x10, PPC_NONE, PPC2_DBRX, CHK_NONE); 3351fcf5ef2aSThomas Huth /* stdbrx */ 3352fcf5ef2aSThomas Huth GEN_STX_E(stdbr, st64r_i64, 0x14, 0x14, PPC_NONE, PPC2_DBRX, CHK_NONE); 3353fcf5ef2aSThomas Huth #endif /* TARGET_PPC64 */ 3354fcf5ef2aSThomas Huth 3355fcf5ef2aSThomas Huth /* sthbrx */ 3356fcf5ef2aSThomas Huth GEN_STX(sthbr, st16r, 0x16, 0x1C, PPC_INTEGER); 3357fcf5ef2aSThomas Huth /* stwbrx */ 3358fcf5ef2aSThomas Huth GEN_STX(stwbr, st32r, 0x16, 0x14, PPC_INTEGER); 3359fcf5ef2aSThomas Huth 3360fcf5ef2aSThomas Huth /*** Integer load and store multiple ***/ 3361fcf5ef2aSThomas Huth 3362fcf5ef2aSThomas Huth /* lmw */ 3363fcf5ef2aSThomas Huth static void gen_lmw(DisasContext *ctx) 3364fcf5ef2aSThomas Huth { 3365fcf5ef2aSThomas Huth TCGv t0; 3366fcf5ef2aSThomas Huth TCGv_i32 t1; 3367fcf5ef2aSThomas Huth 3368fcf5ef2aSThomas Huth if (ctx->le_mode) { 3369fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3370fcf5ef2aSThomas Huth return; 3371fcf5ef2aSThomas Huth } 3372fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3373fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3374fcf5ef2aSThomas Huth t1 = tcg_const_i32(rD(ctx->opcode)); 3375fcf5ef2aSThomas Huth gen_addr_imm_index(ctx, t0, 0); 3376fcf5ef2aSThomas Huth gen_helper_lmw(cpu_env, t0, t1); 3377fcf5ef2aSThomas Huth tcg_temp_free(t0); 3378fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3379fcf5ef2aSThomas Huth } 3380fcf5ef2aSThomas Huth 3381fcf5ef2aSThomas Huth /* stmw */ 3382fcf5ef2aSThomas Huth static void gen_stmw(DisasContext *ctx) 3383fcf5ef2aSThomas Huth { 3384fcf5ef2aSThomas Huth TCGv t0; 3385fcf5ef2aSThomas Huth TCGv_i32 t1; 3386fcf5ef2aSThomas Huth 3387fcf5ef2aSThomas Huth if (ctx->le_mode) { 3388fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3389fcf5ef2aSThomas Huth return; 3390fcf5ef2aSThomas Huth } 3391fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3392fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3393fcf5ef2aSThomas Huth t1 = tcg_const_i32(rS(ctx->opcode)); 3394fcf5ef2aSThomas Huth gen_addr_imm_index(ctx, t0, 0); 3395fcf5ef2aSThomas Huth gen_helper_stmw(cpu_env, t0, t1); 3396fcf5ef2aSThomas Huth tcg_temp_free(t0); 3397fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3398fcf5ef2aSThomas Huth } 3399fcf5ef2aSThomas Huth 3400fcf5ef2aSThomas Huth /*** Integer load and store strings ***/ 3401fcf5ef2aSThomas Huth 3402fcf5ef2aSThomas Huth /* lswi */ 3403efe843d8SDavid Gibson /* 3404efe843d8SDavid Gibson * PowerPC32 specification says we must generate an exception if rA is 3405efe843d8SDavid Gibson * in the range of registers to be loaded. In an other hand, IBM says 3406efe843d8SDavid Gibson * this is valid, but rA won't be loaded. For now, I'll follow the 3407efe843d8SDavid Gibson * spec... 3408fcf5ef2aSThomas Huth */ 3409fcf5ef2aSThomas Huth static void gen_lswi(DisasContext *ctx) 3410fcf5ef2aSThomas Huth { 3411fcf5ef2aSThomas Huth TCGv t0; 3412fcf5ef2aSThomas Huth TCGv_i32 t1, t2; 3413fcf5ef2aSThomas Huth int nb = NB(ctx->opcode); 3414fcf5ef2aSThomas Huth int start = rD(ctx->opcode); 3415fcf5ef2aSThomas Huth int ra = rA(ctx->opcode); 3416fcf5ef2aSThomas Huth int nr; 3417fcf5ef2aSThomas Huth 3418fcf5ef2aSThomas Huth if (ctx->le_mode) { 3419fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3420fcf5ef2aSThomas Huth return; 3421fcf5ef2aSThomas Huth } 3422efe843d8SDavid Gibson if (nb == 0) { 3423fcf5ef2aSThomas Huth nb = 32; 3424efe843d8SDavid Gibson } 3425f0704d78SMarc-André Lureau nr = DIV_ROUND_UP(nb, 4); 3426fcf5ef2aSThomas Huth if (unlikely(lsw_reg_in_range(start, nr, ra))) { 3427fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_LSWX); 3428fcf5ef2aSThomas Huth return; 3429fcf5ef2aSThomas Huth } 3430fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3431fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3432fcf5ef2aSThomas Huth gen_addr_register(ctx, t0); 3433fcf5ef2aSThomas Huth t1 = tcg_const_i32(nb); 3434fcf5ef2aSThomas Huth t2 = tcg_const_i32(start); 3435fcf5ef2aSThomas Huth gen_helper_lsw(cpu_env, t0, t1, t2); 3436fcf5ef2aSThomas Huth tcg_temp_free(t0); 3437fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3438fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 3439fcf5ef2aSThomas Huth } 3440fcf5ef2aSThomas Huth 3441fcf5ef2aSThomas Huth /* lswx */ 3442fcf5ef2aSThomas Huth static void gen_lswx(DisasContext *ctx) 3443fcf5ef2aSThomas Huth { 3444fcf5ef2aSThomas Huth TCGv t0; 3445fcf5ef2aSThomas Huth TCGv_i32 t1, t2, t3; 3446fcf5ef2aSThomas Huth 3447fcf5ef2aSThomas Huth if (ctx->le_mode) { 3448fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3449fcf5ef2aSThomas Huth return; 3450fcf5ef2aSThomas Huth } 3451fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3452fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3453fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 3454fcf5ef2aSThomas Huth t1 = tcg_const_i32(rD(ctx->opcode)); 3455fcf5ef2aSThomas Huth t2 = tcg_const_i32(rA(ctx->opcode)); 3456fcf5ef2aSThomas Huth t3 = tcg_const_i32(rB(ctx->opcode)); 3457fcf5ef2aSThomas Huth gen_helper_lswx(cpu_env, t0, t1, t2, t3); 3458fcf5ef2aSThomas Huth tcg_temp_free(t0); 3459fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3460fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 3461fcf5ef2aSThomas Huth tcg_temp_free_i32(t3); 3462fcf5ef2aSThomas Huth } 3463fcf5ef2aSThomas Huth 3464fcf5ef2aSThomas Huth /* stswi */ 3465fcf5ef2aSThomas Huth static void gen_stswi(DisasContext *ctx) 3466fcf5ef2aSThomas Huth { 3467fcf5ef2aSThomas Huth TCGv t0; 3468fcf5ef2aSThomas Huth TCGv_i32 t1, t2; 3469fcf5ef2aSThomas Huth int nb = NB(ctx->opcode); 3470fcf5ef2aSThomas Huth 3471fcf5ef2aSThomas Huth if (ctx->le_mode) { 3472fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3473fcf5ef2aSThomas Huth return; 3474fcf5ef2aSThomas Huth } 3475fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3476fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3477fcf5ef2aSThomas Huth gen_addr_register(ctx, t0); 3478efe843d8SDavid Gibson if (nb == 0) { 3479fcf5ef2aSThomas Huth nb = 32; 3480efe843d8SDavid Gibson } 3481fcf5ef2aSThomas Huth t1 = tcg_const_i32(nb); 3482fcf5ef2aSThomas Huth t2 = tcg_const_i32(rS(ctx->opcode)); 3483fcf5ef2aSThomas Huth gen_helper_stsw(cpu_env, t0, t1, t2); 3484fcf5ef2aSThomas Huth tcg_temp_free(t0); 3485fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3486fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 3487fcf5ef2aSThomas Huth } 3488fcf5ef2aSThomas Huth 3489fcf5ef2aSThomas Huth /* stswx */ 3490fcf5ef2aSThomas Huth static void gen_stswx(DisasContext *ctx) 3491fcf5ef2aSThomas Huth { 3492fcf5ef2aSThomas Huth TCGv t0; 3493fcf5ef2aSThomas Huth TCGv_i32 t1, t2; 3494fcf5ef2aSThomas Huth 3495fcf5ef2aSThomas Huth if (ctx->le_mode) { 3496fcf5ef2aSThomas Huth gen_align_no_le(ctx); 3497fcf5ef2aSThomas Huth return; 3498fcf5ef2aSThomas Huth } 3499fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_INT); 3500fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 3501fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 3502fcf5ef2aSThomas Huth t1 = tcg_temp_new_i32(); 3503fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, cpu_xer); 3504fcf5ef2aSThomas Huth tcg_gen_andi_i32(t1, t1, 0x7F); 3505fcf5ef2aSThomas Huth t2 = tcg_const_i32(rS(ctx->opcode)); 3506fcf5ef2aSThomas Huth gen_helper_stsw(cpu_env, t0, t1, t2); 3507fcf5ef2aSThomas Huth tcg_temp_free(t0); 3508fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 3509fcf5ef2aSThomas Huth tcg_temp_free_i32(t2); 3510fcf5ef2aSThomas Huth } 3511fcf5ef2aSThomas Huth 3512fcf5ef2aSThomas Huth /*** Memory synchronisation ***/ 3513fcf5ef2aSThomas Huth /* eieio */ 3514fcf5ef2aSThomas Huth static void gen_eieio(DisasContext *ctx) 3515fcf5ef2aSThomas Huth { 3516c8fd8373SCédric Le Goater TCGBar bar = TCG_MO_LD_ST; 3517c8fd8373SCédric Le Goater 3518c8fd8373SCédric Le Goater /* 3519c8fd8373SCédric Le Goater * POWER9 has a eieio instruction variant using bit 6 as a hint to 3520c8fd8373SCédric Le Goater * tell the CPU it is a store-forwarding barrier. 3521c8fd8373SCédric Le Goater */ 3522c8fd8373SCédric Le Goater if (ctx->opcode & 0x2000000) { 3523c8fd8373SCédric Le Goater /* 3524c8fd8373SCédric Le Goater * ISA says that "Reserved fields in instructions are ignored 3525c8fd8373SCédric Le Goater * by the processor". So ignore the bit 6 on non-POWER9 CPU but 3526c8fd8373SCédric Le Goater * as this is not an instruction software should be using, 3527c8fd8373SCédric Le Goater * complain to the user. 3528c8fd8373SCédric Le Goater */ 3529c8fd8373SCédric Le Goater if (!(ctx->insns_flags2 & PPC2_ISA300)) { 3530c8fd8373SCédric Le Goater qemu_log_mask(LOG_GUEST_ERROR, "invalid eieio using bit 6 at @" 35312c2bcb1bSRichard Henderson TARGET_FMT_lx "\n", ctx->cia); 3532c8fd8373SCédric Le Goater } else { 3533c8fd8373SCédric Le Goater bar = TCG_MO_ST_LD; 3534c8fd8373SCédric Le Goater } 3535c8fd8373SCédric Le Goater } 3536c8fd8373SCédric Le Goater 3537c8fd8373SCédric Le Goater tcg_gen_mb(bar | TCG_BAR_SC); 3538fcf5ef2aSThomas Huth } 3539fcf5ef2aSThomas Huth 3540fcf5ef2aSThomas Huth #if !defined(CONFIG_USER_ONLY) 3541fcf5ef2aSThomas Huth static inline void gen_check_tlb_flush(DisasContext *ctx, bool global) 3542fcf5ef2aSThomas Huth { 3543fcf5ef2aSThomas Huth TCGv_i32 t; 3544fcf5ef2aSThomas Huth TCGLabel *l; 3545fcf5ef2aSThomas Huth 3546fcf5ef2aSThomas Huth if (!ctx->lazy_tlb_flush) { 3547fcf5ef2aSThomas Huth return; 3548fcf5ef2aSThomas Huth } 3549fcf5ef2aSThomas Huth l = gen_new_label(); 3550fcf5ef2aSThomas Huth t = tcg_temp_new_i32(); 3551fcf5ef2aSThomas Huth tcg_gen_ld_i32(t, cpu_env, offsetof(CPUPPCState, tlb_need_flush)); 3552fcf5ef2aSThomas Huth tcg_gen_brcondi_i32(TCG_COND_EQ, t, 0, l); 3553fcf5ef2aSThomas Huth if (global) { 3554fcf5ef2aSThomas Huth gen_helper_check_tlb_flush_global(cpu_env); 3555fcf5ef2aSThomas Huth } else { 3556fcf5ef2aSThomas Huth gen_helper_check_tlb_flush_local(cpu_env); 3557fcf5ef2aSThomas Huth } 3558fcf5ef2aSThomas Huth gen_set_label(l); 3559fcf5ef2aSThomas Huth tcg_temp_free_i32(t); 3560fcf5ef2aSThomas Huth } 3561fcf5ef2aSThomas Huth #else 3562fcf5ef2aSThomas Huth static inline void gen_check_tlb_flush(DisasContext *ctx, bool global) { } 3563fcf5ef2aSThomas Huth #endif 3564fcf5ef2aSThomas Huth 3565fcf5ef2aSThomas Huth /* isync */ 3566fcf5ef2aSThomas Huth static void gen_isync(DisasContext *ctx) 3567fcf5ef2aSThomas Huth { 3568fcf5ef2aSThomas Huth /* 3569fcf5ef2aSThomas Huth * We need to check for a pending TLB flush. This can only happen in 3570fcf5ef2aSThomas Huth * kernel mode however so check MSR_PR 3571fcf5ef2aSThomas Huth */ 3572fcf5ef2aSThomas Huth if (!ctx->pr) { 3573fcf5ef2aSThomas Huth gen_check_tlb_flush(ctx, false); 3574fcf5ef2aSThomas Huth } 35754771df23SNikunj A Dadhania tcg_gen_mb(TCG_MO_ALL | TCG_BAR_SC); 3576d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 3577fcf5ef2aSThomas Huth } 3578fcf5ef2aSThomas Huth 3579fcf5ef2aSThomas Huth #define MEMOP_GET_SIZE(x) (1 << ((x) & MO_SIZE)) 3580fcf5ef2aSThomas Huth 358114776ab5STony Nguyen static void gen_load_locked(DisasContext *ctx, MemOp memop) 35822a4e6c1bSRichard Henderson { 35832a4e6c1bSRichard Henderson TCGv gpr = cpu_gpr[rD(ctx->opcode)]; 35842a4e6c1bSRichard Henderson TCGv t0 = tcg_temp_new(); 35852a4e6c1bSRichard Henderson 35862a4e6c1bSRichard Henderson gen_set_access_type(ctx, ACCESS_RES); 35872a4e6c1bSRichard Henderson gen_addr_reg_index(ctx, t0); 35882a4e6c1bSRichard Henderson tcg_gen_qemu_ld_tl(gpr, t0, ctx->mem_idx, memop | MO_ALIGN); 35892a4e6c1bSRichard Henderson tcg_gen_mov_tl(cpu_reserve, t0); 35902a4e6c1bSRichard Henderson tcg_gen_mov_tl(cpu_reserve_val, gpr); 35912a4e6c1bSRichard Henderson tcg_gen_mb(TCG_MO_ALL | TCG_BAR_LDAQ); 35922a4e6c1bSRichard Henderson tcg_temp_free(t0); 35932a4e6c1bSRichard Henderson } 35942a4e6c1bSRichard Henderson 3595fcf5ef2aSThomas Huth #define LARX(name, memop) \ 3596fcf5ef2aSThomas Huth static void gen_##name(DisasContext *ctx) \ 3597fcf5ef2aSThomas Huth { \ 35982a4e6c1bSRichard Henderson gen_load_locked(ctx, memop); \ 3599fcf5ef2aSThomas Huth } 3600fcf5ef2aSThomas Huth 3601fcf5ef2aSThomas Huth /* lwarx */ 3602fcf5ef2aSThomas Huth LARX(lbarx, DEF_MEMOP(MO_UB)) 3603fcf5ef2aSThomas Huth LARX(lharx, DEF_MEMOP(MO_UW)) 3604fcf5ef2aSThomas Huth LARX(lwarx, DEF_MEMOP(MO_UL)) 3605fcf5ef2aSThomas Huth 360614776ab5STony Nguyen static void gen_fetch_inc_conditional(DisasContext *ctx, MemOp memop, 360720923c1dSRichard Henderson TCGv EA, TCGCond cond, int addend) 360820923c1dSRichard Henderson { 360920923c1dSRichard Henderson TCGv t = tcg_temp_new(); 361020923c1dSRichard Henderson TCGv t2 = tcg_temp_new(); 361120923c1dSRichard Henderson TCGv u = tcg_temp_new(); 361220923c1dSRichard Henderson 361320923c1dSRichard Henderson tcg_gen_qemu_ld_tl(t, EA, ctx->mem_idx, memop); 361420923c1dSRichard Henderson tcg_gen_addi_tl(t2, EA, MEMOP_GET_SIZE(memop)); 361520923c1dSRichard Henderson tcg_gen_qemu_ld_tl(t2, t2, ctx->mem_idx, memop); 361620923c1dSRichard Henderson tcg_gen_addi_tl(u, t, addend); 361720923c1dSRichard Henderson 361820923c1dSRichard Henderson /* E.g. for fetch and increment bounded... */ 361920923c1dSRichard Henderson /* mem(EA,s) = (t != t2 ? u = t + 1 : t) */ 362020923c1dSRichard Henderson tcg_gen_movcond_tl(cond, u, t, t2, u, t); 362120923c1dSRichard Henderson tcg_gen_qemu_st_tl(u, EA, ctx->mem_idx, memop); 362220923c1dSRichard Henderson 362320923c1dSRichard Henderson /* RT = (t != t2 ? t : u = 1<<(s*8-1)) */ 362420923c1dSRichard Henderson tcg_gen_movi_tl(u, 1 << (MEMOP_GET_SIZE(memop) * 8 - 1)); 362520923c1dSRichard Henderson tcg_gen_movcond_tl(cond, cpu_gpr[rD(ctx->opcode)], t, t2, t, u); 362620923c1dSRichard Henderson 362720923c1dSRichard Henderson tcg_temp_free(t); 362820923c1dSRichard Henderson tcg_temp_free(t2); 362920923c1dSRichard Henderson tcg_temp_free(u); 363020923c1dSRichard Henderson } 363120923c1dSRichard Henderson 363214776ab5STony Nguyen static void gen_ld_atomic(DisasContext *ctx, MemOp memop) 363320ba8504SRichard Henderson { 363420ba8504SRichard Henderson uint32_t gpr_FC = FC(ctx->opcode); 363520ba8504SRichard Henderson TCGv EA = tcg_temp_new(); 363620923c1dSRichard Henderson int rt = rD(ctx->opcode); 363720923c1dSRichard Henderson bool need_serial; 363820ba8504SRichard Henderson TCGv src, dst; 363920ba8504SRichard Henderson 364020ba8504SRichard Henderson gen_addr_register(ctx, EA); 364120923c1dSRichard Henderson dst = cpu_gpr[rt]; 364220923c1dSRichard Henderson src = cpu_gpr[(rt + 1) & 31]; 364320ba8504SRichard Henderson 364420923c1dSRichard Henderson need_serial = false; 364520ba8504SRichard Henderson memop |= MO_ALIGN; 364620ba8504SRichard Henderson switch (gpr_FC) { 364720ba8504SRichard Henderson case 0: /* Fetch and add */ 364820ba8504SRichard Henderson tcg_gen_atomic_fetch_add_tl(dst, EA, src, ctx->mem_idx, memop); 364920ba8504SRichard Henderson break; 365020ba8504SRichard Henderson case 1: /* Fetch and xor */ 365120ba8504SRichard Henderson tcg_gen_atomic_fetch_xor_tl(dst, EA, src, ctx->mem_idx, memop); 365220ba8504SRichard Henderson break; 365320ba8504SRichard Henderson case 2: /* Fetch and or */ 365420ba8504SRichard Henderson tcg_gen_atomic_fetch_or_tl(dst, EA, src, ctx->mem_idx, memop); 365520ba8504SRichard Henderson break; 365620ba8504SRichard Henderson case 3: /* Fetch and 'and' */ 365720ba8504SRichard Henderson tcg_gen_atomic_fetch_and_tl(dst, EA, src, ctx->mem_idx, memop); 365820ba8504SRichard Henderson break; 3659b8ce0f86SRichard Henderson case 4: /* Fetch and max unsigned */ 3660b8ce0f86SRichard Henderson tcg_gen_atomic_fetch_umax_tl(dst, EA, src, ctx->mem_idx, memop); 3661b8ce0f86SRichard Henderson break; 3662b8ce0f86SRichard Henderson case 5: /* Fetch and max signed */ 3663b8ce0f86SRichard Henderson tcg_gen_atomic_fetch_smax_tl(dst, EA, src, ctx->mem_idx, memop); 3664b8ce0f86SRichard Henderson break; 3665b8ce0f86SRichard Henderson case 6: /* Fetch and min unsigned */ 3666b8ce0f86SRichard Henderson tcg_gen_atomic_fetch_umin_tl(dst, EA, src, ctx->mem_idx, memop); 3667b8ce0f86SRichard Henderson break; 3668b8ce0f86SRichard Henderson case 7: /* Fetch and min signed */ 3669b8ce0f86SRichard Henderson tcg_gen_atomic_fetch_smin_tl(dst, EA, src, ctx->mem_idx, memop); 3670b8ce0f86SRichard Henderson break; 367120ba8504SRichard Henderson case 8: /* Swap */ 367220ba8504SRichard Henderson tcg_gen_atomic_xchg_tl(dst, EA, src, ctx->mem_idx, memop); 367320ba8504SRichard Henderson break; 367420923c1dSRichard Henderson 367520923c1dSRichard Henderson case 16: /* Compare and swap not equal */ 367620923c1dSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 367720923c1dSRichard Henderson need_serial = true; 367820923c1dSRichard Henderson } else { 367920923c1dSRichard Henderson TCGv t0 = tcg_temp_new(); 368020923c1dSRichard Henderson TCGv t1 = tcg_temp_new(); 368120923c1dSRichard Henderson 368220923c1dSRichard Henderson tcg_gen_qemu_ld_tl(t0, EA, ctx->mem_idx, memop); 368320923c1dSRichard Henderson if ((memop & MO_SIZE) == MO_64 || TARGET_LONG_BITS == 32) { 368420923c1dSRichard Henderson tcg_gen_mov_tl(t1, src); 368520923c1dSRichard Henderson } else { 368620923c1dSRichard Henderson tcg_gen_ext32u_tl(t1, src); 368720923c1dSRichard Henderson } 368820923c1dSRichard Henderson tcg_gen_movcond_tl(TCG_COND_NE, t1, t0, t1, 368920923c1dSRichard Henderson cpu_gpr[(rt + 2) & 31], t0); 369020923c1dSRichard Henderson tcg_gen_qemu_st_tl(t1, EA, ctx->mem_idx, memop); 369120923c1dSRichard Henderson tcg_gen_mov_tl(dst, t0); 369220923c1dSRichard Henderson 369320923c1dSRichard Henderson tcg_temp_free(t0); 369420923c1dSRichard Henderson tcg_temp_free(t1); 369520923c1dSRichard Henderson } 369620ba8504SRichard Henderson break; 369720923c1dSRichard Henderson 369820923c1dSRichard Henderson case 24: /* Fetch and increment bounded */ 369920923c1dSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 370020923c1dSRichard Henderson need_serial = true; 370120923c1dSRichard Henderson } else { 370220923c1dSRichard Henderson gen_fetch_inc_conditional(ctx, memop, EA, TCG_COND_NE, 1); 370320923c1dSRichard Henderson } 370420923c1dSRichard Henderson break; 370520923c1dSRichard Henderson case 25: /* Fetch and increment equal */ 370620923c1dSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 370720923c1dSRichard Henderson need_serial = true; 370820923c1dSRichard Henderson } else { 370920923c1dSRichard Henderson gen_fetch_inc_conditional(ctx, memop, EA, TCG_COND_EQ, 1); 371020923c1dSRichard Henderson } 371120923c1dSRichard Henderson break; 371220923c1dSRichard Henderson case 28: /* Fetch and decrement bounded */ 371320923c1dSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 371420923c1dSRichard Henderson need_serial = true; 371520923c1dSRichard Henderson } else { 371620923c1dSRichard Henderson gen_fetch_inc_conditional(ctx, memop, EA, TCG_COND_NE, -1); 371720923c1dSRichard Henderson } 371820923c1dSRichard Henderson break; 371920923c1dSRichard Henderson 372020ba8504SRichard Henderson default: 372120ba8504SRichard Henderson /* invoke data storage error handler */ 372220ba8504SRichard Henderson gen_exception_err(ctx, POWERPC_EXCP_DSI, POWERPC_EXCP_INVAL); 372320ba8504SRichard Henderson } 372420ba8504SRichard Henderson tcg_temp_free(EA); 372520923c1dSRichard Henderson 372620923c1dSRichard Henderson if (need_serial) { 372720923c1dSRichard Henderson /* Restart with exclusive lock. */ 372820923c1dSRichard Henderson gen_helper_exit_atomic(cpu_env); 372920923c1dSRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 373020923c1dSRichard Henderson } 3731a68a6146SBalamuruhan S } 3732a68a6146SBalamuruhan S 373320ba8504SRichard Henderson static void gen_lwat(DisasContext *ctx) 373420ba8504SRichard Henderson { 373520ba8504SRichard Henderson gen_ld_atomic(ctx, DEF_MEMOP(MO_UL)); 373620ba8504SRichard Henderson } 373720ba8504SRichard Henderson 373820ba8504SRichard Henderson #ifdef TARGET_PPC64 373920ba8504SRichard Henderson static void gen_ldat(DisasContext *ctx) 374020ba8504SRichard Henderson { 3741fc313c64SFrédéric Pétrot gen_ld_atomic(ctx, DEF_MEMOP(MO_UQ)); 374220ba8504SRichard Henderson } 3743a68a6146SBalamuruhan S #endif 3744a68a6146SBalamuruhan S 374514776ab5STony Nguyen static void gen_st_atomic(DisasContext *ctx, MemOp memop) 37469deb041cSRichard Henderson { 37479deb041cSRichard Henderson uint32_t gpr_FC = FC(ctx->opcode); 37489deb041cSRichard Henderson TCGv EA = tcg_temp_new(); 37499deb041cSRichard Henderson TCGv src, discard; 37509deb041cSRichard Henderson 37519deb041cSRichard Henderson gen_addr_register(ctx, EA); 37529deb041cSRichard Henderson src = cpu_gpr[rD(ctx->opcode)]; 37539deb041cSRichard Henderson discard = tcg_temp_new(); 37549deb041cSRichard Henderson 37559deb041cSRichard Henderson memop |= MO_ALIGN; 37569deb041cSRichard Henderson switch (gpr_FC) { 37579deb041cSRichard Henderson case 0: /* add and Store */ 37589deb041cSRichard Henderson tcg_gen_atomic_add_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 37599deb041cSRichard Henderson break; 37609deb041cSRichard Henderson case 1: /* xor and Store */ 37619deb041cSRichard Henderson tcg_gen_atomic_xor_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 37629deb041cSRichard Henderson break; 37639deb041cSRichard Henderson case 2: /* Or and Store */ 37649deb041cSRichard Henderson tcg_gen_atomic_or_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 37659deb041cSRichard Henderson break; 37669deb041cSRichard Henderson case 3: /* 'and' and Store */ 37679deb041cSRichard Henderson tcg_gen_atomic_and_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 37689deb041cSRichard Henderson break; 37699deb041cSRichard Henderson case 4: /* Store max unsigned */ 3770b8ce0f86SRichard Henderson tcg_gen_atomic_umax_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 3771b8ce0f86SRichard Henderson break; 37729deb041cSRichard Henderson case 5: /* Store max signed */ 3773b8ce0f86SRichard Henderson tcg_gen_atomic_smax_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 3774b8ce0f86SRichard Henderson break; 37759deb041cSRichard Henderson case 6: /* Store min unsigned */ 3776b8ce0f86SRichard Henderson tcg_gen_atomic_umin_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 3777b8ce0f86SRichard Henderson break; 37789deb041cSRichard Henderson case 7: /* Store min signed */ 3779b8ce0f86SRichard Henderson tcg_gen_atomic_smin_fetch_tl(discard, EA, src, ctx->mem_idx, memop); 3780b8ce0f86SRichard Henderson break; 37819deb041cSRichard Henderson case 24: /* Store twin */ 37827fbc2b20SRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 37837fbc2b20SRichard Henderson /* Restart with exclusive lock. */ 37847fbc2b20SRichard Henderson gen_helper_exit_atomic(cpu_env); 37857fbc2b20SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 37867fbc2b20SRichard Henderson } else { 37877fbc2b20SRichard Henderson TCGv t = tcg_temp_new(); 37887fbc2b20SRichard Henderson TCGv t2 = tcg_temp_new(); 37897fbc2b20SRichard Henderson TCGv s = tcg_temp_new(); 37907fbc2b20SRichard Henderson TCGv s2 = tcg_temp_new(); 37917fbc2b20SRichard Henderson TCGv ea_plus_s = tcg_temp_new(); 37927fbc2b20SRichard Henderson 37937fbc2b20SRichard Henderson tcg_gen_qemu_ld_tl(t, EA, ctx->mem_idx, memop); 37947fbc2b20SRichard Henderson tcg_gen_addi_tl(ea_plus_s, EA, MEMOP_GET_SIZE(memop)); 37957fbc2b20SRichard Henderson tcg_gen_qemu_ld_tl(t2, ea_plus_s, ctx->mem_idx, memop); 37967fbc2b20SRichard Henderson tcg_gen_movcond_tl(TCG_COND_EQ, s, t, t2, src, t); 37977fbc2b20SRichard Henderson tcg_gen_movcond_tl(TCG_COND_EQ, s2, t, t2, src, t2); 37987fbc2b20SRichard Henderson tcg_gen_qemu_st_tl(s, EA, ctx->mem_idx, memop); 37997fbc2b20SRichard Henderson tcg_gen_qemu_st_tl(s2, ea_plus_s, ctx->mem_idx, memop); 38007fbc2b20SRichard Henderson 38017fbc2b20SRichard Henderson tcg_temp_free(ea_plus_s); 38027fbc2b20SRichard Henderson tcg_temp_free(s2); 38037fbc2b20SRichard Henderson tcg_temp_free(s); 38047fbc2b20SRichard Henderson tcg_temp_free(t2); 38057fbc2b20SRichard Henderson tcg_temp_free(t); 38067fbc2b20SRichard Henderson } 38079deb041cSRichard Henderson break; 38089deb041cSRichard Henderson default: 38099deb041cSRichard Henderson /* invoke data storage error handler */ 38109deb041cSRichard Henderson gen_exception_err(ctx, POWERPC_EXCP_DSI, POWERPC_EXCP_INVAL); 38119deb041cSRichard Henderson } 38129deb041cSRichard Henderson tcg_temp_free(discard); 38139deb041cSRichard Henderson tcg_temp_free(EA); 3814a3401188SBalamuruhan S } 3815a3401188SBalamuruhan S 38169deb041cSRichard Henderson static void gen_stwat(DisasContext *ctx) 38179deb041cSRichard Henderson { 38189deb041cSRichard Henderson gen_st_atomic(ctx, DEF_MEMOP(MO_UL)); 38199deb041cSRichard Henderson } 38209deb041cSRichard Henderson 38219deb041cSRichard Henderson #ifdef TARGET_PPC64 38229deb041cSRichard Henderson static void gen_stdat(DisasContext *ctx) 38239deb041cSRichard Henderson { 3824fc313c64SFrédéric Pétrot gen_st_atomic(ctx, DEF_MEMOP(MO_UQ)); 38259deb041cSRichard Henderson } 3826a3401188SBalamuruhan S #endif 3827a3401188SBalamuruhan S 382814776ab5STony Nguyen static void gen_conditional_store(DisasContext *ctx, MemOp memop) 3829fcf5ef2aSThomas Huth { 3830253ce7b2SNikunj A Dadhania TCGLabel *l1 = gen_new_label(); 3831253ce7b2SNikunj A Dadhania TCGLabel *l2 = gen_new_label(); 3832d8b86898SRichard Henderson TCGv t0 = tcg_temp_new(); 3833d8b86898SRichard Henderson int reg = rS(ctx->opcode); 3834fcf5ef2aSThomas Huth 3835d8b86898SRichard Henderson gen_set_access_type(ctx, ACCESS_RES); 3836d8b86898SRichard Henderson gen_addr_reg_index(ctx, t0); 3837d8b86898SRichard Henderson tcg_gen_brcond_tl(TCG_COND_NE, t0, cpu_reserve, l1); 3838d8b86898SRichard Henderson tcg_temp_free(t0); 3839253ce7b2SNikunj A Dadhania 3840253ce7b2SNikunj A Dadhania t0 = tcg_temp_new(); 3841253ce7b2SNikunj A Dadhania tcg_gen_atomic_cmpxchg_tl(t0, cpu_reserve, cpu_reserve_val, 3842253ce7b2SNikunj A Dadhania cpu_gpr[reg], ctx->mem_idx, 3843253ce7b2SNikunj A Dadhania DEF_MEMOP(memop) | MO_ALIGN); 3844253ce7b2SNikunj A Dadhania tcg_gen_setcond_tl(TCG_COND_EQ, t0, t0, cpu_reserve_val); 3845253ce7b2SNikunj A Dadhania tcg_gen_shli_tl(t0, t0, CRF_EQ_BIT); 3846253ce7b2SNikunj A Dadhania tcg_gen_or_tl(t0, t0, cpu_so); 3847253ce7b2SNikunj A Dadhania tcg_gen_trunc_tl_i32(cpu_crf[0], t0); 3848253ce7b2SNikunj A Dadhania tcg_temp_free(t0); 3849253ce7b2SNikunj A Dadhania tcg_gen_br(l2); 3850253ce7b2SNikunj A Dadhania 3851fcf5ef2aSThomas Huth gen_set_label(l1); 38524771df23SNikunj A Dadhania 3853efe843d8SDavid Gibson /* 3854efe843d8SDavid Gibson * Address mismatch implies failure. But we still need to provide 3855efe843d8SDavid Gibson * the memory barrier semantics of the instruction. 3856efe843d8SDavid Gibson */ 38574771df23SNikunj A Dadhania tcg_gen_mb(TCG_MO_ALL | TCG_BAR_STRL); 3858253ce7b2SNikunj A Dadhania tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 3859253ce7b2SNikunj A Dadhania 3860253ce7b2SNikunj A Dadhania gen_set_label(l2); 3861fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_reserve, -1); 3862fcf5ef2aSThomas Huth } 3863fcf5ef2aSThomas Huth 3864fcf5ef2aSThomas Huth #define STCX(name, memop) \ 3865fcf5ef2aSThomas Huth static void gen_##name(DisasContext *ctx) \ 3866fcf5ef2aSThomas Huth { \ 3867d8b86898SRichard Henderson gen_conditional_store(ctx, memop); \ 3868fcf5ef2aSThomas Huth } 3869fcf5ef2aSThomas Huth 3870fcf5ef2aSThomas Huth STCX(stbcx_, DEF_MEMOP(MO_UB)) 3871fcf5ef2aSThomas Huth STCX(sthcx_, DEF_MEMOP(MO_UW)) 3872fcf5ef2aSThomas Huth STCX(stwcx_, DEF_MEMOP(MO_UL)) 3873fcf5ef2aSThomas Huth 3874fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 3875fcf5ef2aSThomas Huth /* ldarx */ 3876fc313c64SFrédéric Pétrot LARX(ldarx, DEF_MEMOP(MO_UQ)) 3877fcf5ef2aSThomas Huth /* stdcx. */ 3878fc313c64SFrédéric Pétrot STCX(stdcx_, DEF_MEMOP(MO_UQ)) 3879fcf5ef2aSThomas Huth 3880fcf5ef2aSThomas Huth /* lqarx */ 3881fcf5ef2aSThomas Huth static void gen_lqarx(DisasContext *ctx) 3882fcf5ef2aSThomas Huth { 3883fcf5ef2aSThomas Huth int rd = rD(ctx->opcode); 388494bf2658SRichard Henderson TCGv EA, hi, lo; 3885fcf5ef2aSThomas Huth 3886fcf5ef2aSThomas Huth if (unlikely((rd & 1) || (rd == rA(ctx->opcode)) || 3887fcf5ef2aSThomas Huth (rd == rB(ctx->opcode)))) { 3888fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 3889fcf5ef2aSThomas Huth return; 3890fcf5ef2aSThomas Huth } 3891fcf5ef2aSThomas Huth 3892fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_RES); 389394bf2658SRichard Henderson EA = tcg_temp_new(); 3894fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); 389594bf2658SRichard Henderson 389694bf2658SRichard Henderson /* Note that the low part is always in RD+1, even in LE mode. */ 389794bf2658SRichard Henderson lo = cpu_gpr[rd + 1]; 389894bf2658SRichard Henderson hi = cpu_gpr[rd]; 389994bf2658SRichard Henderson 390094bf2658SRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 3901f34ec0f6SRichard Henderson if (HAVE_ATOMIC128) { 390294bf2658SRichard Henderson TCGv_i32 oi = tcg_temp_new_i32(); 390394bf2658SRichard Henderson if (ctx->le_mode) { 390468e33d86SRichard Henderson tcg_gen_movi_i32(oi, make_memop_idx(MO_LE | MO_128 | MO_ALIGN, 390594bf2658SRichard Henderson ctx->mem_idx)); 390694bf2658SRichard Henderson gen_helper_lq_le_parallel(lo, cpu_env, EA, oi); 3907fcf5ef2aSThomas Huth } else { 390868e33d86SRichard Henderson tcg_gen_movi_i32(oi, make_memop_idx(MO_BE | MO_128 | MO_ALIGN, 390994bf2658SRichard Henderson ctx->mem_idx)); 391094bf2658SRichard Henderson gen_helper_lq_be_parallel(lo, cpu_env, EA, oi); 3911fcf5ef2aSThomas Huth } 391294bf2658SRichard Henderson tcg_temp_free_i32(oi); 391394bf2658SRichard Henderson tcg_gen_ld_i64(hi, cpu_env, offsetof(CPUPPCState, retxh)); 3914f34ec0f6SRichard Henderson } else { 391594bf2658SRichard Henderson /* Restart with exclusive lock. */ 391694bf2658SRichard Henderson gen_helper_exit_atomic(cpu_env); 391794bf2658SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 391894bf2658SRichard Henderson tcg_temp_free(EA); 391994bf2658SRichard Henderson return; 3920f34ec0f6SRichard Henderson } 392194bf2658SRichard Henderson } else if (ctx->le_mode) { 3922fc313c64SFrédéric Pétrot tcg_gen_qemu_ld_i64(lo, EA, ctx->mem_idx, MO_LEUQ | MO_ALIGN_16); 3923fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_reserve, EA); 3924fcf5ef2aSThomas Huth gen_addr_add(ctx, EA, EA, 8); 3925fc313c64SFrédéric Pétrot tcg_gen_qemu_ld_i64(hi, EA, ctx->mem_idx, MO_LEUQ); 392694bf2658SRichard Henderson } else { 3927fc313c64SFrédéric Pétrot tcg_gen_qemu_ld_i64(hi, EA, ctx->mem_idx, MO_BEUQ | MO_ALIGN_16); 392894bf2658SRichard Henderson tcg_gen_mov_tl(cpu_reserve, EA); 392994bf2658SRichard Henderson gen_addr_add(ctx, EA, EA, 8); 3930fc313c64SFrédéric Pétrot tcg_gen_qemu_ld_i64(lo, EA, ctx->mem_idx, MO_BEUQ); 393194bf2658SRichard Henderson } 3932fcf5ef2aSThomas Huth tcg_temp_free(EA); 393394bf2658SRichard Henderson 393494bf2658SRichard Henderson tcg_gen_st_tl(hi, cpu_env, offsetof(CPUPPCState, reserve_val)); 393594bf2658SRichard Henderson tcg_gen_st_tl(lo, cpu_env, offsetof(CPUPPCState, reserve_val2)); 3936fcf5ef2aSThomas Huth } 3937fcf5ef2aSThomas Huth 3938fcf5ef2aSThomas Huth /* stqcx. */ 3939fcf5ef2aSThomas Huth static void gen_stqcx_(DisasContext *ctx) 3940fcf5ef2aSThomas Huth { 39414a9b3c5dSRichard Henderson int rs = rS(ctx->opcode); 39424a9b3c5dSRichard Henderson TCGv EA, hi, lo; 3943fcf5ef2aSThomas Huth 39444a9b3c5dSRichard Henderson if (unlikely(rs & 1)) { 3945fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 3946fcf5ef2aSThomas Huth return; 3947fcf5ef2aSThomas Huth } 39484a9b3c5dSRichard Henderson 3949fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_RES); 39504a9b3c5dSRichard Henderson EA = tcg_temp_new(); 3951fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); 3952fcf5ef2aSThomas Huth 39534a9b3c5dSRichard Henderson /* Note that the low part is always in RS+1, even in LE mode. */ 39544a9b3c5dSRichard Henderson lo = cpu_gpr[rs + 1]; 39554a9b3c5dSRichard Henderson hi = cpu_gpr[rs]; 3956fcf5ef2aSThomas Huth 39574a9b3c5dSRichard Henderson if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 3958f34ec0f6SRichard Henderson if (HAVE_CMPXCHG128) { 395968e33d86SRichard Henderson TCGv_i32 oi = tcg_const_i32(DEF_MEMOP(MO_128) | MO_ALIGN); 39604a9b3c5dSRichard Henderson if (ctx->le_mode) { 3961f34ec0f6SRichard Henderson gen_helper_stqcx_le_parallel(cpu_crf[0], cpu_env, 3962f34ec0f6SRichard Henderson EA, lo, hi, oi); 3963fcf5ef2aSThomas Huth } else { 3964f34ec0f6SRichard Henderson gen_helper_stqcx_be_parallel(cpu_crf[0], cpu_env, 3965f34ec0f6SRichard Henderson EA, lo, hi, oi); 3966fcf5ef2aSThomas Huth } 3967f34ec0f6SRichard Henderson tcg_temp_free_i32(oi); 3968f34ec0f6SRichard Henderson } else { 39694a9b3c5dSRichard Henderson /* Restart with exclusive lock. */ 39704a9b3c5dSRichard Henderson gen_helper_exit_atomic(cpu_env); 39714a9b3c5dSRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 3972f34ec0f6SRichard Henderson } 3973fcf5ef2aSThomas Huth tcg_temp_free(EA); 39744a9b3c5dSRichard Henderson } else { 39754a9b3c5dSRichard Henderson TCGLabel *lab_fail = gen_new_label(); 39764a9b3c5dSRichard Henderson TCGLabel *lab_over = gen_new_label(); 39774a9b3c5dSRichard Henderson TCGv_i64 t0 = tcg_temp_new_i64(); 39784a9b3c5dSRichard Henderson TCGv_i64 t1 = tcg_temp_new_i64(); 3979fcf5ef2aSThomas Huth 39804a9b3c5dSRichard Henderson tcg_gen_brcond_tl(TCG_COND_NE, EA, cpu_reserve, lab_fail); 39814a9b3c5dSRichard Henderson tcg_temp_free(EA); 39824a9b3c5dSRichard Henderson 39834a9b3c5dSRichard Henderson gen_qemu_ld64_i64(ctx, t0, cpu_reserve); 39844a9b3c5dSRichard Henderson tcg_gen_ld_i64(t1, cpu_env, (ctx->le_mode 39854a9b3c5dSRichard Henderson ? offsetof(CPUPPCState, reserve_val2) 39864a9b3c5dSRichard Henderson : offsetof(CPUPPCState, reserve_val))); 39874a9b3c5dSRichard Henderson tcg_gen_brcond_i64(TCG_COND_NE, t0, t1, lab_fail); 39884a9b3c5dSRichard Henderson 39894a9b3c5dSRichard Henderson tcg_gen_addi_i64(t0, cpu_reserve, 8); 39904a9b3c5dSRichard Henderson gen_qemu_ld64_i64(ctx, t0, t0); 39914a9b3c5dSRichard Henderson tcg_gen_ld_i64(t1, cpu_env, (ctx->le_mode 39924a9b3c5dSRichard Henderson ? offsetof(CPUPPCState, reserve_val) 39934a9b3c5dSRichard Henderson : offsetof(CPUPPCState, reserve_val2))); 39944a9b3c5dSRichard Henderson tcg_gen_brcond_i64(TCG_COND_NE, t0, t1, lab_fail); 39954a9b3c5dSRichard Henderson 39964a9b3c5dSRichard Henderson /* Success */ 39974a9b3c5dSRichard Henderson gen_qemu_st64_i64(ctx, ctx->le_mode ? lo : hi, cpu_reserve); 39984a9b3c5dSRichard Henderson tcg_gen_addi_i64(t0, cpu_reserve, 8); 39994a9b3c5dSRichard Henderson gen_qemu_st64_i64(ctx, ctx->le_mode ? hi : lo, t0); 40004a9b3c5dSRichard Henderson 40014a9b3c5dSRichard Henderson tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 40024a9b3c5dSRichard Henderson tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], CRF_EQ); 40034a9b3c5dSRichard Henderson tcg_gen_br(lab_over); 40044a9b3c5dSRichard Henderson 40054a9b3c5dSRichard Henderson gen_set_label(lab_fail); 40064a9b3c5dSRichard Henderson tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 40074a9b3c5dSRichard Henderson 40084a9b3c5dSRichard Henderson gen_set_label(lab_over); 40094a9b3c5dSRichard Henderson tcg_gen_movi_tl(cpu_reserve, -1); 40104a9b3c5dSRichard Henderson tcg_temp_free_i64(t0); 40114a9b3c5dSRichard Henderson tcg_temp_free_i64(t1); 40124a9b3c5dSRichard Henderson } 40134a9b3c5dSRichard Henderson } 4014fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 4015fcf5ef2aSThomas Huth 4016fcf5ef2aSThomas Huth /* sync */ 4017fcf5ef2aSThomas Huth static void gen_sync(DisasContext *ctx) 4018fcf5ef2aSThomas Huth { 4019fcf5ef2aSThomas Huth uint32_t l = (ctx->opcode >> 21) & 3; 4020fcf5ef2aSThomas Huth 4021fcf5ef2aSThomas Huth /* 4022fcf5ef2aSThomas Huth * We may need to check for a pending TLB flush. 4023fcf5ef2aSThomas Huth * 4024fcf5ef2aSThomas Huth * We do this on ptesync (l == 2) on ppc64 and any sync pn ppc32. 4025fcf5ef2aSThomas Huth * 4026fcf5ef2aSThomas Huth * Additionally, this can only happen in kernel mode however so 4027fcf5ef2aSThomas Huth * check MSR_PR as well. 4028fcf5ef2aSThomas Huth */ 4029fcf5ef2aSThomas Huth if (((l == 2) || !(ctx->insns_flags & PPC_64B)) && !ctx->pr) { 4030fcf5ef2aSThomas Huth gen_check_tlb_flush(ctx, true); 4031fcf5ef2aSThomas Huth } 40324771df23SNikunj A Dadhania tcg_gen_mb(TCG_MO_ALL | TCG_BAR_SC); 4033fcf5ef2aSThomas Huth } 4034fcf5ef2aSThomas Huth 4035fcf5ef2aSThomas Huth /* wait */ 4036fcf5ef2aSThomas Huth static void gen_wait(DisasContext *ctx) 4037fcf5ef2aSThomas Huth { 4038fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(1); 4039fcf5ef2aSThomas Huth tcg_gen_st_i32(t0, cpu_env, 4040fcf5ef2aSThomas Huth -offsetof(PowerPCCPU, env) + offsetof(CPUState, halted)); 4041fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4042fcf5ef2aSThomas Huth /* Stop translation, as the CPU is supposed to sleep from now */ 4043b6bac4bcSEmilio G. Cota gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 4044fcf5ef2aSThomas Huth } 4045fcf5ef2aSThomas Huth 4046fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4047fcf5ef2aSThomas Huth static void gen_doze(DisasContext *ctx) 4048fcf5ef2aSThomas Huth { 4049fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4050fcf5ef2aSThomas Huth GEN_PRIV; 4051fcf5ef2aSThomas Huth #else 4052fcf5ef2aSThomas Huth TCGv_i32 t; 4053fcf5ef2aSThomas Huth 4054fcf5ef2aSThomas Huth CHK_HV; 4055fcf5ef2aSThomas Huth t = tcg_const_i32(PPC_PM_DOZE); 4056fcf5ef2aSThomas Huth gen_helper_pminsn(cpu_env, t); 4057fcf5ef2aSThomas Huth tcg_temp_free_i32(t); 4058154c69f2SBenjamin Herrenschmidt /* Stop translation, as the CPU is supposed to sleep from now */ 4059154c69f2SBenjamin Herrenschmidt gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 4060fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 4061fcf5ef2aSThomas Huth } 4062fcf5ef2aSThomas Huth 4063fcf5ef2aSThomas Huth static void gen_nap(DisasContext *ctx) 4064fcf5ef2aSThomas Huth { 4065fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4066fcf5ef2aSThomas Huth GEN_PRIV; 4067fcf5ef2aSThomas Huth #else 4068fcf5ef2aSThomas Huth TCGv_i32 t; 4069fcf5ef2aSThomas Huth 4070fcf5ef2aSThomas Huth CHK_HV; 4071fcf5ef2aSThomas Huth t = tcg_const_i32(PPC_PM_NAP); 4072fcf5ef2aSThomas Huth gen_helper_pminsn(cpu_env, t); 4073fcf5ef2aSThomas Huth tcg_temp_free_i32(t); 4074154c69f2SBenjamin Herrenschmidt /* Stop translation, as the CPU is supposed to sleep from now */ 4075154c69f2SBenjamin Herrenschmidt gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 4076fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 4077fcf5ef2aSThomas Huth } 4078fcf5ef2aSThomas Huth 4079cdee0e72SNikunj A Dadhania static void gen_stop(DisasContext *ctx) 4080cdee0e72SNikunj A Dadhania { 408121c0d66aSBenjamin Herrenschmidt #if defined(CONFIG_USER_ONLY) 408221c0d66aSBenjamin Herrenschmidt GEN_PRIV; 408321c0d66aSBenjamin Herrenschmidt #else 408421c0d66aSBenjamin Herrenschmidt TCGv_i32 t; 408521c0d66aSBenjamin Herrenschmidt 408621c0d66aSBenjamin Herrenschmidt CHK_HV; 408721c0d66aSBenjamin Herrenschmidt t = tcg_const_i32(PPC_PM_STOP); 408821c0d66aSBenjamin Herrenschmidt gen_helper_pminsn(cpu_env, t); 408921c0d66aSBenjamin Herrenschmidt tcg_temp_free_i32(t); 409021c0d66aSBenjamin Herrenschmidt /* Stop translation, as the CPU is supposed to sleep from now */ 409121c0d66aSBenjamin Herrenschmidt gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 409221c0d66aSBenjamin Herrenschmidt #endif /* defined(CONFIG_USER_ONLY) */ 4093cdee0e72SNikunj A Dadhania } 4094cdee0e72SNikunj A Dadhania 4095fcf5ef2aSThomas Huth static void gen_sleep(DisasContext *ctx) 4096fcf5ef2aSThomas Huth { 4097fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4098fcf5ef2aSThomas Huth GEN_PRIV; 4099fcf5ef2aSThomas Huth #else 4100fcf5ef2aSThomas Huth TCGv_i32 t; 4101fcf5ef2aSThomas Huth 4102fcf5ef2aSThomas Huth CHK_HV; 4103fcf5ef2aSThomas Huth t = tcg_const_i32(PPC_PM_SLEEP); 4104fcf5ef2aSThomas Huth gen_helper_pminsn(cpu_env, t); 4105fcf5ef2aSThomas Huth tcg_temp_free_i32(t); 4106154c69f2SBenjamin Herrenschmidt /* Stop translation, as the CPU is supposed to sleep from now */ 4107154c69f2SBenjamin Herrenschmidt gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 4108fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 4109fcf5ef2aSThomas Huth } 4110fcf5ef2aSThomas Huth 4111fcf5ef2aSThomas Huth static void gen_rvwinkle(DisasContext *ctx) 4112fcf5ef2aSThomas Huth { 4113fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4114fcf5ef2aSThomas Huth GEN_PRIV; 4115fcf5ef2aSThomas Huth #else 4116fcf5ef2aSThomas Huth TCGv_i32 t; 4117fcf5ef2aSThomas Huth 4118fcf5ef2aSThomas Huth CHK_HV; 4119fcf5ef2aSThomas Huth t = tcg_const_i32(PPC_PM_RVWINKLE); 4120fcf5ef2aSThomas Huth gen_helper_pminsn(cpu_env, t); 4121fcf5ef2aSThomas Huth tcg_temp_free_i32(t); 4122154c69f2SBenjamin Herrenschmidt /* Stop translation, as the CPU is supposed to sleep from now */ 4123154c69f2SBenjamin Herrenschmidt gen_exception_nip(ctx, EXCP_HLT, ctx->base.pc_next); 4124fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 4125fcf5ef2aSThomas Huth } 4126fcf5ef2aSThomas Huth #endif /* #if defined(TARGET_PPC64) */ 4127fcf5ef2aSThomas Huth 4128fcf5ef2aSThomas Huth static inline void gen_update_cfar(DisasContext *ctx, target_ulong nip) 4129fcf5ef2aSThomas Huth { 4130fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4131efe843d8SDavid Gibson if (ctx->has_cfar) { 4132fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_cfar, nip); 4133efe843d8SDavid Gibson } 4134fcf5ef2aSThomas Huth #endif 4135fcf5ef2aSThomas Huth } 4136fcf5ef2aSThomas Huth 413746d396bdSDaniel Henrique Barboza #if defined(TARGET_PPC64) 413846d396bdSDaniel Henrique Barboza static void pmu_count_insns(DisasContext *ctx) 413946d396bdSDaniel Henrique Barboza { 414046d396bdSDaniel Henrique Barboza /* 414146d396bdSDaniel Henrique Barboza * Do not bother calling the helper if the PMU isn't counting 414246d396bdSDaniel Henrique Barboza * instructions. 414346d396bdSDaniel Henrique Barboza */ 414446d396bdSDaniel Henrique Barboza if (!ctx->pmu_insn_cnt) { 414546d396bdSDaniel Henrique Barboza return; 414646d396bdSDaniel Henrique Barboza } 414746d396bdSDaniel Henrique Barboza 414846d396bdSDaniel Henrique Barboza #if !defined(CONFIG_USER_ONLY) 414946d396bdSDaniel Henrique Barboza /* 415046d396bdSDaniel Henrique Barboza * The PMU insns_inc() helper stops the internal PMU timer if a 415146d396bdSDaniel Henrique Barboza * counter overflows happens. In that case, if the guest is 415246d396bdSDaniel Henrique Barboza * running with icount and we do not handle it beforehand, 415346d396bdSDaniel Henrique Barboza * the helper can trigger a 'bad icount read'. 415446d396bdSDaniel Henrique Barboza */ 415546d396bdSDaniel Henrique Barboza gen_icount_io_start(ctx); 415646d396bdSDaniel Henrique Barboza 415746d396bdSDaniel Henrique Barboza gen_helper_insns_inc(cpu_env, tcg_constant_i32(ctx->base.num_insns)); 415846d396bdSDaniel Henrique Barboza #else 415946d396bdSDaniel Henrique Barboza /* 416046d396bdSDaniel Henrique Barboza * User mode can read (but not write) PMC5 and start/stop 416146d396bdSDaniel Henrique Barboza * the PMU via MMCR0_FC. In this case just increment 416246d396bdSDaniel Henrique Barboza * PMC5 with base.num_insns. 416346d396bdSDaniel Henrique Barboza */ 416446d396bdSDaniel Henrique Barboza TCGv t0 = tcg_temp_new(); 416546d396bdSDaniel Henrique Barboza 416646d396bdSDaniel Henrique Barboza gen_load_spr(t0, SPR_POWER_PMC5); 416746d396bdSDaniel Henrique Barboza tcg_gen_addi_tl(t0, t0, ctx->base.num_insns); 416846d396bdSDaniel Henrique Barboza gen_store_spr(SPR_POWER_PMC5, t0); 416946d396bdSDaniel Henrique Barboza 417046d396bdSDaniel Henrique Barboza tcg_temp_free(t0); 417146d396bdSDaniel Henrique Barboza #endif /* #if !defined(CONFIG_USER_ONLY) */ 417246d396bdSDaniel Henrique Barboza } 417346d396bdSDaniel Henrique Barboza #else 417446d396bdSDaniel Henrique Barboza static void pmu_count_insns(DisasContext *ctx) 417546d396bdSDaniel Henrique Barboza { 417646d396bdSDaniel Henrique Barboza return; 417746d396bdSDaniel Henrique Barboza } 417846d396bdSDaniel Henrique Barboza #endif /* #if defined(TARGET_PPC64) */ 417946d396bdSDaniel Henrique Barboza 4180fcf5ef2aSThomas Huth static inline bool use_goto_tb(DisasContext *ctx, target_ulong dest) 4181fcf5ef2aSThomas Huth { 41826e9cc373SRichard Henderson return translator_use_goto_tb(&ctx->base, dest); 4183fcf5ef2aSThomas Huth } 4184fcf5ef2aSThomas Huth 41850e3bf489SRoman Kapl static void gen_lookup_and_goto_ptr(DisasContext *ctx) 41860e3bf489SRoman Kapl { 41879498d103SRichard Henderson if (unlikely(ctx->singlestep_enabled)) { 41880e3bf489SRoman Kapl gen_debug_exception(ctx); 41890e3bf489SRoman Kapl } else { 419046d396bdSDaniel Henrique Barboza /* 419146d396bdSDaniel Henrique Barboza * tcg_gen_lookup_and_goto_ptr will exit the TB if 419246d396bdSDaniel Henrique Barboza * CF_NO_GOTO_PTR is set. Count insns now. 419346d396bdSDaniel Henrique Barboza */ 419446d396bdSDaniel Henrique Barboza if (ctx->base.tb->flags & CF_NO_GOTO_PTR) { 419546d396bdSDaniel Henrique Barboza pmu_count_insns(ctx); 419646d396bdSDaniel Henrique Barboza } 419746d396bdSDaniel Henrique Barboza 41980e3bf489SRoman Kapl tcg_gen_lookup_and_goto_ptr(); 41990e3bf489SRoman Kapl } 42000e3bf489SRoman Kapl } 42010e3bf489SRoman Kapl 4202fcf5ef2aSThomas Huth /*** Branch ***/ 4203c4a2e3a9SRichard Henderson static void gen_goto_tb(DisasContext *ctx, int n, target_ulong dest) 4204fcf5ef2aSThomas Huth { 4205fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 4206fcf5ef2aSThomas Huth dest = (uint32_t) dest; 4207fcf5ef2aSThomas Huth } 4208fcf5ef2aSThomas Huth if (use_goto_tb(ctx, dest)) { 420946d396bdSDaniel Henrique Barboza pmu_count_insns(ctx); 4210fcf5ef2aSThomas Huth tcg_gen_goto_tb(n); 4211fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_nip, dest & ~3); 421207ea28b4SRichard Henderson tcg_gen_exit_tb(ctx->base.tb, n); 4213fcf5ef2aSThomas Huth } else { 4214fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_nip, dest & ~3); 42150e3bf489SRoman Kapl gen_lookup_and_goto_ptr(ctx); 4216fcf5ef2aSThomas Huth } 4217fcf5ef2aSThomas Huth } 4218fcf5ef2aSThomas Huth 4219fcf5ef2aSThomas Huth static inline void gen_setlr(DisasContext *ctx, target_ulong nip) 4220fcf5ef2aSThomas Huth { 4221fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 4222fcf5ef2aSThomas Huth nip = (uint32_t)nip; 4223fcf5ef2aSThomas Huth } 4224fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_lr, nip); 4225fcf5ef2aSThomas Huth } 4226fcf5ef2aSThomas Huth 4227fcf5ef2aSThomas Huth /* b ba bl bla */ 4228fcf5ef2aSThomas Huth static void gen_b(DisasContext *ctx) 4229fcf5ef2aSThomas Huth { 4230fcf5ef2aSThomas Huth target_ulong li, target; 4231fcf5ef2aSThomas Huth 4232fcf5ef2aSThomas Huth /* sign extend LI */ 4233fcf5ef2aSThomas Huth li = LI(ctx->opcode); 4234fcf5ef2aSThomas Huth li = (li ^ 0x02000000) - 0x02000000; 4235fcf5ef2aSThomas Huth if (likely(AA(ctx->opcode) == 0)) { 42362c2bcb1bSRichard Henderson target = ctx->cia + li; 4237fcf5ef2aSThomas Huth } else { 4238fcf5ef2aSThomas Huth target = li; 4239fcf5ef2aSThomas Huth } 4240fcf5ef2aSThomas Huth if (LK(ctx->opcode)) { 4241b6bac4bcSEmilio G. Cota gen_setlr(ctx, ctx->base.pc_next); 4242fcf5ef2aSThomas Huth } 42432c2bcb1bSRichard Henderson gen_update_cfar(ctx, ctx->cia); 4244fcf5ef2aSThomas Huth gen_goto_tb(ctx, 0, target); 42456086c751SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 4246fcf5ef2aSThomas Huth } 4247fcf5ef2aSThomas Huth 4248fcf5ef2aSThomas Huth #define BCOND_IM 0 4249fcf5ef2aSThomas Huth #define BCOND_LR 1 4250fcf5ef2aSThomas Huth #define BCOND_CTR 2 4251fcf5ef2aSThomas Huth #define BCOND_TAR 3 4252fcf5ef2aSThomas Huth 4253c4a2e3a9SRichard Henderson static void gen_bcond(DisasContext *ctx, int type) 4254fcf5ef2aSThomas Huth { 4255fcf5ef2aSThomas Huth uint32_t bo = BO(ctx->opcode); 4256fcf5ef2aSThomas Huth TCGLabel *l1; 4257fcf5ef2aSThomas Huth TCGv target; 42580e3bf489SRoman Kapl 4259fcf5ef2aSThomas Huth if (type == BCOND_LR || type == BCOND_CTR || type == BCOND_TAR) { 4260fcf5ef2aSThomas Huth target = tcg_temp_local_new(); 4261efe843d8SDavid Gibson if (type == BCOND_CTR) { 4262fcf5ef2aSThomas Huth tcg_gen_mov_tl(target, cpu_ctr); 4263efe843d8SDavid Gibson } else if (type == BCOND_TAR) { 4264fcf5ef2aSThomas Huth gen_load_spr(target, SPR_TAR); 4265efe843d8SDavid Gibson } else { 4266fcf5ef2aSThomas Huth tcg_gen_mov_tl(target, cpu_lr); 4267efe843d8SDavid Gibson } 4268fcf5ef2aSThomas Huth } else { 4269f764718dSRichard Henderson target = NULL; 4270fcf5ef2aSThomas Huth } 4271efe843d8SDavid Gibson if (LK(ctx->opcode)) { 4272b6bac4bcSEmilio G. Cota gen_setlr(ctx, ctx->base.pc_next); 4273efe843d8SDavid Gibson } 4274fcf5ef2aSThomas Huth l1 = gen_new_label(); 4275fcf5ef2aSThomas Huth if ((bo & 0x4) == 0) { 4276fcf5ef2aSThomas Huth /* Decrement and test CTR */ 4277fcf5ef2aSThomas Huth TCGv temp = tcg_temp_new(); 4278fa200c95SGreg Kurz 4279fa200c95SGreg Kurz if (type == BCOND_CTR) { 4280fa200c95SGreg Kurz /* 4281fa200c95SGreg Kurz * All ISAs up to v3 describe this form of bcctr as invalid but 4282fa200c95SGreg Kurz * some processors, ie. 64-bit server processors compliant with 4283fa200c95SGreg Kurz * arch 2.x, do implement a "test and decrement" logic instead, 428415d68c5eSGreg Kurz * as described in their respective UMs. This logic involves CTR 428515d68c5eSGreg Kurz * to act as both the branch target and a counter, which makes 428615d68c5eSGreg Kurz * it basically useless and thus never used in real code. 428715d68c5eSGreg Kurz * 428815d68c5eSGreg Kurz * This form was hence chosen to trigger extra micro-architectural 428915d68c5eSGreg Kurz * side-effect on real HW needed for the Spectre v2 workaround. 429015d68c5eSGreg Kurz * It is up to guests that implement such workaround, ie. linux, to 429115d68c5eSGreg Kurz * use this form in a way it just triggers the side-effect without 429215d68c5eSGreg Kurz * doing anything else harmful. 4293fa200c95SGreg Kurz */ 4294d0db7cadSGreg Kurz if (unlikely(!is_book3s_arch2x(ctx))) { 4295fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 42969acc95cdSGreg Kurz tcg_temp_free(temp); 42979acc95cdSGreg Kurz tcg_temp_free(target); 4298fcf5ef2aSThomas Huth return; 4299fcf5ef2aSThomas Huth } 4300fa200c95SGreg Kurz 4301fa200c95SGreg Kurz if (NARROW_MODE(ctx)) { 4302fa200c95SGreg Kurz tcg_gen_ext32u_tl(temp, cpu_ctr); 4303fa200c95SGreg Kurz } else { 4304fa200c95SGreg Kurz tcg_gen_mov_tl(temp, cpu_ctr); 4305fa200c95SGreg Kurz } 4306fa200c95SGreg Kurz if (bo & 0x2) { 4307fa200c95SGreg Kurz tcg_gen_brcondi_tl(TCG_COND_NE, temp, 0, l1); 4308fa200c95SGreg Kurz } else { 4309fa200c95SGreg Kurz tcg_gen_brcondi_tl(TCG_COND_EQ, temp, 0, l1); 4310fa200c95SGreg Kurz } 4311fa200c95SGreg Kurz tcg_gen_subi_tl(cpu_ctr, cpu_ctr, 1); 4312fa200c95SGreg Kurz } else { 4313fcf5ef2aSThomas Huth tcg_gen_subi_tl(cpu_ctr, cpu_ctr, 1); 4314fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 4315fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(temp, cpu_ctr); 4316fcf5ef2aSThomas Huth } else { 4317fcf5ef2aSThomas Huth tcg_gen_mov_tl(temp, cpu_ctr); 4318fcf5ef2aSThomas Huth } 4319fcf5ef2aSThomas Huth if (bo & 0x2) { 4320fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_NE, temp, 0, l1); 4321fcf5ef2aSThomas Huth } else { 4322fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_EQ, temp, 0, l1); 4323fcf5ef2aSThomas Huth } 4324fa200c95SGreg Kurz } 4325fcf5ef2aSThomas Huth tcg_temp_free(temp); 4326fcf5ef2aSThomas Huth } 4327fcf5ef2aSThomas Huth if ((bo & 0x10) == 0) { 4328fcf5ef2aSThomas Huth /* Test CR */ 4329fcf5ef2aSThomas Huth uint32_t bi = BI(ctx->opcode); 4330fcf5ef2aSThomas Huth uint32_t mask = 0x08 >> (bi & 0x03); 4331fcf5ef2aSThomas Huth TCGv_i32 temp = tcg_temp_new_i32(); 4332fcf5ef2aSThomas Huth 4333fcf5ef2aSThomas Huth if (bo & 0x8) { 4334fcf5ef2aSThomas Huth tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask); 4335fcf5ef2aSThomas Huth tcg_gen_brcondi_i32(TCG_COND_EQ, temp, 0, l1); 4336fcf5ef2aSThomas Huth } else { 4337fcf5ef2aSThomas Huth tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask); 4338fcf5ef2aSThomas Huth tcg_gen_brcondi_i32(TCG_COND_NE, temp, 0, l1); 4339fcf5ef2aSThomas Huth } 4340fcf5ef2aSThomas Huth tcg_temp_free_i32(temp); 4341fcf5ef2aSThomas Huth } 43422c2bcb1bSRichard Henderson gen_update_cfar(ctx, ctx->cia); 4343fcf5ef2aSThomas Huth if (type == BCOND_IM) { 4344fcf5ef2aSThomas Huth target_ulong li = (target_long)((int16_t)(BD(ctx->opcode))); 4345fcf5ef2aSThomas Huth if (likely(AA(ctx->opcode) == 0)) { 43462c2bcb1bSRichard Henderson gen_goto_tb(ctx, 0, ctx->cia + li); 4347fcf5ef2aSThomas Huth } else { 4348fcf5ef2aSThomas Huth gen_goto_tb(ctx, 0, li); 4349fcf5ef2aSThomas Huth } 4350fcf5ef2aSThomas Huth } else { 4351fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 4352fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_nip, target, (uint32_t)~3); 4353fcf5ef2aSThomas Huth } else { 4354fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_nip, target, ~3); 4355fcf5ef2aSThomas Huth } 43560e3bf489SRoman Kapl gen_lookup_and_goto_ptr(ctx); 4357c4a2e3a9SRichard Henderson tcg_temp_free(target); 4358c4a2e3a9SRichard Henderson } 4359fcf5ef2aSThomas Huth if ((bo & 0x14) != 0x14) { 43600e3bf489SRoman Kapl /* fallthrough case */ 4361fcf5ef2aSThomas Huth gen_set_label(l1); 4362b6bac4bcSEmilio G. Cota gen_goto_tb(ctx, 1, ctx->base.pc_next); 4363fcf5ef2aSThomas Huth } 43646086c751SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 4365fcf5ef2aSThomas Huth } 4366fcf5ef2aSThomas Huth 4367fcf5ef2aSThomas Huth static void gen_bc(DisasContext *ctx) 4368fcf5ef2aSThomas Huth { 4369fcf5ef2aSThomas Huth gen_bcond(ctx, BCOND_IM); 4370fcf5ef2aSThomas Huth } 4371fcf5ef2aSThomas Huth 4372fcf5ef2aSThomas Huth static void gen_bcctr(DisasContext *ctx) 4373fcf5ef2aSThomas Huth { 4374fcf5ef2aSThomas Huth gen_bcond(ctx, BCOND_CTR); 4375fcf5ef2aSThomas Huth } 4376fcf5ef2aSThomas Huth 4377fcf5ef2aSThomas Huth static void gen_bclr(DisasContext *ctx) 4378fcf5ef2aSThomas Huth { 4379fcf5ef2aSThomas Huth gen_bcond(ctx, BCOND_LR); 4380fcf5ef2aSThomas Huth } 4381fcf5ef2aSThomas Huth 4382fcf5ef2aSThomas Huth static void gen_bctar(DisasContext *ctx) 4383fcf5ef2aSThomas Huth { 4384fcf5ef2aSThomas Huth gen_bcond(ctx, BCOND_TAR); 4385fcf5ef2aSThomas Huth } 4386fcf5ef2aSThomas Huth 4387fcf5ef2aSThomas Huth /*** Condition register logical ***/ 4388fcf5ef2aSThomas Huth #define GEN_CRLOGIC(name, tcg_op, opc) \ 4389fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 4390fcf5ef2aSThomas Huth { \ 4391fcf5ef2aSThomas Huth uint8_t bitmask; \ 4392fcf5ef2aSThomas Huth int sh; \ 4393fcf5ef2aSThomas Huth TCGv_i32 t0, t1; \ 4394fcf5ef2aSThomas Huth sh = (crbD(ctx->opcode) & 0x03) - (crbA(ctx->opcode) & 0x03); \ 4395fcf5ef2aSThomas Huth t0 = tcg_temp_new_i32(); \ 4396fcf5ef2aSThomas Huth if (sh > 0) \ 4397fcf5ef2aSThomas Huth tcg_gen_shri_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], sh); \ 4398fcf5ef2aSThomas Huth else if (sh < 0) \ 4399fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], -sh); \ 4400fcf5ef2aSThomas Huth else \ 4401fcf5ef2aSThomas Huth tcg_gen_mov_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2]); \ 4402fcf5ef2aSThomas Huth t1 = tcg_temp_new_i32(); \ 4403fcf5ef2aSThomas Huth sh = (crbD(ctx->opcode) & 0x03) - (crbB(ctx->opcode) & 0x03); \ 4404fcf5ef2aSThomas Huth if (sh > 0) \ 4405fcf5ef2aSThomas Huth tcg_gen_shri_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2], sh); \ 4406fcf5ef2aSThomas Huth else if (sh < 0) \ 4407fcf5ef2aSThomas Huth tcg_gen_shli_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2], -sh); \ 4408fcf5ef2aSThomas Huth else \ 4409fcf5ef2aSThomas Huth tcg_gen_mov_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2]); \ 4410fcf5ef2aSThomas Huth tcg_op(t0, t0, t1); \ 4411fcf5ef2aSThomas Huth bitmask = 0x08 >> (crbD(ctx->opcode) & 0x03); \ 4412fcf5ef2aSThomas Huth tcg_gen_andi_i32(t0, t0, bitmask); \ 4413fcf5ef2aSThomas Huth tcg_gen_andi_i32(t1, cpu_crf[crbD(ctx->opcode) >> 2], ~bitmask); \ 4414fcf5ef2aSThomas Huth tcg_gen_or_i32(cpu_crf[crbD(ctx->opcode) >> 2], t0, t1); \ 4415fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); \ 4416fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); \ 4417fcf5ef2aSThomas Huth } 4418fcf5ef2aSThomas Huth 4419fcf5ef2aSThomas Huth /* crand */ 4420fcf5ef2aSThomas Huth GEN_CRLOGIC(crand, tcg_gen_and_i32, 0x08); 4421fcf5ef2aSThomas Huth /* crandc */ 4422fcf5ef2aSThomas Huth GEN_CRLOGIC(crandc, tcg_gen_andc_i32, 0x04); 4423fcf5ef2aSThomas Huth /* creqv */ 4424fcf5ef2aSThomas Huth GEN_CRLOGIC(creqv, tcg_gen_eqv_i32, 0x09); 4425fcf5ef2aSThomas Huth /* crnand */ 4426fcf5ef2aSThomas Huth GEN_CRLOGIC(crnand, tcg_gen_nand_i32, 0x07); 4427fcf5ef2aSThomas Huth /* crnor */ 4428fcf5ef2aSThomas Huth GEN_CRLOGIC(crnor, tcg_gen_nor_i32, 0x01); 4429fcf5ef2aSThomas Huth /* cror */ 4430fcf5ef2aSThomas Huth GEN_CRLOGIC(cror, tcg_gen_or_i32, 0x0E); 4431fcf5ef2aSThomas Huth /* crorc */ 4432fcf5ef2aSThomas Huth GEN_CRLOGIC(crorc, tcg_gen_orc_i32, 0x0D); 4433fcf5ef2aSThomas Huth /* crxor */ 4434fcf5ef2aSThomas Huth GEN_CRLOGIC(crxor, tcg_gen_xor_i32, 0x06); 4435fcf5ef2aSThomas Huth 4436fcf5ef2aSThomas Huth /* mcrf */ 4437fcf5ef2aSThomas Huth static void gen_mcrf(DisasContext *ctx) 4438fcf5ef2aSThomas Huth { 4439fcf5ef2aSThomas Huth tcg_gen_mov_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfS(ctx->opcode)]); 4440fcf5ef2aSThomas Huth } 4441fcf5ef2aSThomas Huth 4442fcf5ef2aSThomas Huth /*** System linkage ***/ 4443fcf5ef2aSThomas Huth 4444fcf5ef2aSThomas Huth /* rfi (supervisor only) */ 4445fcf5ef2aSThomas Huth static void gen_rfi(DisasContext *ctx) 4446fcf5ef2aSThomas Huth { 4447fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4448fcf5ef2aSThomas Huth GEN_PRIV; 4449fcf5ef2aSThomas Huth #else 4450efe843d8SDavid Gibson /* 4451efe843d8SDavid Gibson * This instruction doesn't exist anymore on 64-bit server 4452fcf5ef2aSThomas Huth * processors compliant with arch 2.x 4453fcf5ef2aSThomas Huth */ 4454d0db7cadSGreg Kurz if (is_book3s_arch2x(ctx)) { 4455fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 4456fcf5ef2aSThomas Huth return; 4457fcf5ef2aSThomas Huth } 4458fcf5ef2aSThomas Huth /* Restore CPU state */ 4459fcf5ef2aSThomas Huth CHK_SV; 4460f5b6daacSRichard Henderson gen_icount_io_start(ctx); 44612c2bcb1bSRichard Henderson gen_update_cfar(ctx, ctx->cia); 4462fcf5ef2aSThomas Huth gen_helper_rfi(cpu_env); 446359bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 4464fcf5ef2aSThomas Huth #endif 4465fcf5ef2aSThomas Huth } 4466fcf5ef2aSThomas Huth 4467fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4468fcf5ef2aSThomas Huth static void gen_rfid(DisasContext *ctx) 4469fcf5ef2aSThomas Huth { 4470fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4471fcf5ef2aSThomas Huth GEN_PRIV; 4472fcf5ef2aSThomas Huth #else 4473fcf5ef2aSThomas Huth /* Restore CPU state */ 4474fcf5ef2aSThomas Huth CHK_SV; 4475f5b6daacSRichard Henderson gen_icount_io_start(ctx); 44762c2bcb1bSRichard Henderson gen_update_cfar(ctx, ctx->cia); 4477fcf5ef2aSThomas Huth gen_helper_rfid(cpu_env); 447859bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 4479fcf5ef2aSThomas Huth #endif 4480fcf5ef2aSThomas Huth } 4481fcf5ef2aSThomas Huth 44823c89b8d6SNicholas Piggin #if !defined(CONFIG_USER_ONLY) 44833c89b8d6SNicholas Piggin static void gen_rfscv(DisasContext *ctx) 44843c89b8d6SNicholas Piggin { 44853c89b8d6SNicholas Piggin #if defined(CONFIG_USER_ONLY) 44863c89b8d6SNicholas Piggin GEN_PRIV; 44873c89b8d6SNicholas Piggin #else 44883c89b8d6SNicholas Piggin /* Restore CPU state */ 44893c89b8d6SNicholas Piggin CHK_SV; 4490f5b6daacSRichard Henderson gen_icount_io_start(ctx); 44912c2bcb1bSRichard Henderson gen_update_cfar(ctx, ctx->cia); 44923c89b8d6SNicholas Piggin gen_helper_rfscv(cpu_env); 449359bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 44943c89b8d6SNicholas Piggin #endif 44953c89b8d6SNicholas Piggin } 44963c89b8d6SNicholas Piggin #endif 44973c89b8d6SNicholas Piggin 4498fcf5ef2aSThomas Huth static void gen_hrfid(DisasContext *ctx) 4499fcf5ef2aSThomas Huth { 4500fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4501fcf5ef2aSThomas Huth GEN_PRIV; 4502fcf5ef2aSThomas Huth #else 4503fcf5ef2aSThomas Huth /* Restore CPU state */ 4504fcf5ef2aSThomas Huth CHK_HV; 4505fcf5ef2aSThomas Huth gen_helper_hrfid(cpu_env); 450659bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 4507fcf5ef2aSThomas Huth #endif 4508fcf5ef2aSThomas Huth } 4509fcf5ef2aSThomas Huth #endif 4510fcf5ef2aSThomas Huth 4511fcf5ef2aSThomas Huth /* sc */ 4512fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4513fcf5ef2aSThomas Huth #define POWERPC_SYSCALL POWERPC_EXCP_SYSCALL_USER 4514fcf5ef2aSThomas Huth #else 4515fcf5ef2aSThomas Huth #define POWERPC_SYSCALL POWERPC_EXCP_SYSCALL 45163c89b8d6SNicholas Piggin #define POWERPC_SYSCALL_VECTORED POWERPC_EXCP_SYSCALL_VECTORED 4517fcf5ef2aSThomas Huth #endif 4518fcf5ef2aSThomas Huth static void gen_sc(DisasContext *ctx) 4519fcf5ef2aSThomas Huth { 4520fcf5ef2aSThomas Huth uint32_t lev; 4521fcf5ef2aSThomas Huth 4522fcf5ef2aSThomas Huth lev = (ctx->opcode >> 5) & 0x7F; 4523fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_SYSCALL, lev); 4524fcf5ef2aSThomas Huth } 4525fcf5ef2aSThomas Huth 45263c89b8d6SNicholas Piggin #if defined(TARGET_PPC64) 45273c89b8d6SNicholas Piggin #if !defined(CONFIG_USER_ONLY) 45283c89b8d6SNicholas Piggin static void gen_scv(DisasContext *ctx) 45293c89b8d6SNicholas Piggin { 4530f43520e5SRichard Henderson uint32_t lev = (ctx->opcode >> 5) & 0x7F; 45313c89b8d6SNicholas Piggin 4532f43520e5SRichard Henderson /* Set the PC back to the faulting instruction. */ 45332c2bcb1bSRichard Henderson gen_update_nip(ctx, ctx->cia); 4534f43520e5SRichard Henderson gen_helper_scv(cpu_env, tcg_constant_i32(lev)); 45353c89b8d6SNicholas Piggin 45367a3fe174SRichard Henderson ctx->base.is_jmp = DISAS_NORETURN; 45373c89b8d6SNicholas Piggin } 45383c89b8d6SNicholas Piggin #endif 45393c89b8d6SNicholas Piggin #endif 45403c89b8d6SNicholas Piggin 4541fcf5ef2aSThomas Huth /*** Trap ***/ 4542fcf5ef2aSThomas Huth 4543fcf5ef2aSThomas Huth /* Check for unconditional traps (always or never) */ 4544fcf5ef2aSThomas Huth static bool check_unconditional_trap(DisasContext *ctx) 4545fcf5ef2aSThomas Huth { 4546fcf5ef2aSThomas Huth /* Trap never */ 4547fcf5ef2aSThomas Huth if (TO(ctx->opcode) == 0) { 4548fcf5ef2aSThomas Huth return true; 4549fcf5ef2aSThomas Huth } 4550fcf5ef2aSThomas Huth /* Trap always */ 4551fcf5ef2aSThomas Huth if (TO(ctx->opcode) == 31) { 4552fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_PROGRAM, POWERPC_EXCP_TRAP); 4553fcf5ef2aSThomas Huth return true; 4554fcf5ef2aSThomas Huth } 4555fcf5ef2aSThomas Huth return false; 4556fcf5ef2aSThomas Huth } 4557fcf5ef2aSThomas Huth 4558fcf5ef2aSThomas Huth /* tw */ 4559fcf5ef2aSThomas Huth static void gen_tw(DisasContext *ctx) 4560fcf5ef2aSThomas Huth { 4561fcf5ef2aSThomas Huth TCGv_i32 t0; 4562fcf5ef2aSThomas Huth 4563fcf5ef2aSThomas Huth if (check_unconditional_trap(ctx)) { 4564fcf5ef2aSThomas Huth return; 4565fcf5ef2aSThomas Huth } 4566fcf5ef2aSThomas Huth t0 = tcg_const_i32(TO(ctx->opcode)); 4567fcf5ef2aSThomas Huth gen_helper_tw(cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], 4568fcf5ef2aSThomas Huth t0); 4569fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4570fcf5ef2aSThomas Huth } 4571fcf5ef2aSThomas Huth 4572fcf5ef2aSThomas Huth /* twi */ 4573fcf5ef2aSThomas Huth static void gen_twi(DisasContext *ctx) 4574fcf5ef2aSThomas Huth { 4575fcf5ef2aSThomas Huth TCGv t0; 4576fcf5ef2aSThomas Huth TCGv_i32 t1; 4577fcf5ef2aSThomas Huth 4578fcf5ef2aSThomas Huth if (check_unconditional_trap(ctx)) { 4579fcf5ef2aSThomas Huth return; 4580fcf5ef2aSThomas Huth } 4581fcf5ef2aSThomas Huth t0 = tcg_const_tl(SIMM(ctx->opcode)); 4582fcf5ef2aSThomas Huth t1 = tcg_const_i32(TO(ctx->opcode)); 4583fcf5ef2aSThomas Huth gen_helper_tw(cpu_env, cpu_gpr[rA(ctx->opcode)], t0, t1); 4584fcf5ef2aSThomas Huth tcg_temp_free(t0); 4585fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 4586fcf5ef2aSThomas Huth } 4587fcf5ef2aSThomas Huth 4588fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4589fcf5ef2aSThomas Huth /* td */ 4590fcf5ef2aSThomas Huth static void gen_td(DisasContext *ctx) 4591fcf5ef2aSThomas Huth { 4592fcf5ef2aSThomas Huth TCGv_i32 t0; 4593fcf5ef2aSThomas Huth 4594fcf5ef2aSThomas Huth if (check_unconditional_trap(ctx)) { 4595fcf5ef2aSThomas Huth return; 4596fcf5ef2aSThomas Huth } 4597fcf5ef2aSThomas Huth t0 = tcg_const_i32(TO(ctx->opcode)); 4598fcf5ef2aSThomas Huth gen_helper_td(cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], 4599fcf5ef2aSThomas Huth t0); 4600fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4601fcf5ef2aSThomas Huth } 4602fcf5ef2aSThomas Huth 4603fcf5ef2aSThomas Huth /* tdi */ 4604fcf5ef2aSThomas Huth static void gen_tdi(DisasContext *ctx) 4605fcf5ef2aSThomas Huth { 4606fcf5ef2aSThomas Huth TCGv t0; 4607fcf5ef2aSThomas Huth TCGv_i32 t1; 4608fcf5ef2aSThomas Huth 4609fcf5ef2aSThomas Huth if (check_unconditional_trap(ctx)) { 4610fcf5ef2aSThomas Huth return; 4611fcf5ef2aSThomas Huth } 4612fcf5ef2aSThomas Huth t0 = tcg_const_tl(SIMM(ctx->opcode)); 4613fcf5ef2aSThomas Huth t1 = tcg_const_i32(TO(ctx->opcode)); 4614fcf5ef2aSThomas Huth gen_helper_td(cpu_env, cpu_gpr[rA(ctx->opcode)], t0, t1); 4615fcf5ef2aSThomas Huth tcg_temp_free(t0); 4616fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 4617fcf5ef2aSThomas Huth } 4618fcf5ef2aSThomas Huth #endif 4619fcf5ef2aSThomas Huth 4620fcf5ef2aSThomas Huth /*** Processor control ***/ 4621fcf5ef2aSThomas Huth 4622fcf5ef2aSThomas Huth /* mcrxr */ 4623fcf5ef2aSThomas Huth static void gen_mcrxr(DisasContext *ctx) 4624fcf5ef2aSThomas Huth { 4625fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 4626fcf5ef2aSThomas Huth TCGv_i32 t1 = tcg_temp_new_i32(); 4627fcf5ef2aSThomas Huth TCGv_i32 dst = cpu_crf[crfD(ctx->opcode)]; 4628fcf5ef2aSThomas Huth 4629fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t0, cpu_so); 4630fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(t1, cpu_ov); 4631fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(dst, cpu_ca); 4632fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 3); 4633fcf5ef2aSThomas Huth tcg_gen_shli_i32(t1, t1, 2); 4634fcf5ef2aSThomas Huth tcg_gen_shli_i32(dst, dst, 1); 4635fcf5ef2aSThomas Huth tcg_gen_or_i32(dst, dst, t0); 4636fcf5ef2aSThomas Huth tcg_gen_or_i32(dst, dst, t1); 4637fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4638fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 4639fcf5ef2aSThomas Huth 4640fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_so, 0); 4641fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ov, 0); 4642fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ca, 0); 4643fcf5ef2aSThomas Huth } 4644fcf5ef2aSThomas Huth 4645b63d0434SNikunj A Dadhania #ifdef TARGET_PPC64 4646b63d0434SNikunj A Dadhania /* mcrxrx */ 4647b63d0434SNikunj A Dadhania static void gen_mcrxrx(DisasContext *ctx) 4648b63d0434SNikunj A Dadhania { 4649b63d0434SNikunj A Dadhania TCGv t0 = tcg_temp_new(); 4650b63d0434SNikunj A Dadhania TCGv t1 = tcg_temp_new(); 4651b63d0434SNikunj A Dadhania TCGv_i32 dst = cpu_crf[crfD(ctx->opcode)]; 4652b63d0434SNikunj A Dadhania 4653b63d0434SNikunj A Dadhania /* copy OV and OV32 */ 4654b63d0434SNikunj A Dadhania tcg_gen_shli_tl(t0, cpu_ov, 1); 4655b63d0434SNikunj A Dadhania tcg_gen_or_tl(t0, t0, cpu_ov32); 4656b63d0434SNikunj A Dadhania tcg_gen_shli_tl(t0, t0, 2); 4657b63d0434SNikunj A Dadhania /* copy CA and CA32 */ 4658b63d0434SNikunj A Dadhania tcg_gen_shli_tl(t1, cpu_ca, 1); 4659b63d0434SNikunj A Dadhania tcg_gen_or_tl(t1, t1, cpu_ca32); 4660b63d0434SNikunj A Dadhania tcg_gen_or_tl(t0, t0, t1); 4661b63d0434SNikunj A Dadhania tcg_gen_trunc_tl_i32(dst, t0); 4662b63d0434SNikunj A Dadhania tcg_temp_free(t0); 4663b63d0434SNikunj A Dadhania tcg_temp_free(t1); 4664b63d0434SNikunj A Dadhania } 4665b63d0434SNikunj A Dadhania #endif 4666b63d0434SNikunj A Dadhania 4667fcf5ef2aSThomas Huth /* mfcr mfocrf */ 4668fcf5ef2aSThomas Huth static void gen_mfcr(DisasContext *ctx) 4669fcf5ef2aSThomas Huth { 4670fcf5ef2aSThomas Huth uint32_t crm, crn; 4671fcf5ef2aSThomas Huth 4672fcf5ef2aSThomas Huth if (likely(ctx->opcode & 0x00100000)) { 4673fcf5ef2aSThomas Huth crm = CRM(ctx->opcode); 4674fcf5ef2aSThomas Huth if (likely(crm && ((crm & (crm - 1)) == 0))) { 4675fcf5ef2aSThomas Huth crn = ctz32(crm); 4676fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], cpu_crf[7 - crn]); 4677fcf5ef2aSThomas Huth tcg_gen_shli_tl(cpu_gpr[rD(ctx->opcode)], 4678fcf5ef2aSThomas Huth cpu_gpr[rD(ctx->opcode)], crn * 4); 4679fcf5ef2aSThomas Huth } 4680fcf5ef2aSThomas Huth } else { 4681fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 4682fcf5ef2aSThomas Huth tcg_gen_mov_i32(t0, cpu_crf[0]); 4683fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4684fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[1]); 4685fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4686fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[2]); 4687fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4688fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[3]); 4689fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4690fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[4]); 4691fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4692fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[5]); 4693fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4694fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[6]); 4695fcf5ef2aSThomas Huth tcg_gen_shli_i32(t0, t0, 4); 4696fcf5ef2aSThomas Huth tcg_gen_or_i32(t0, t0, cpu_crf[7]); 4697fcf5ef2aSThomas Huth tcg_gen_extu_i32_tl(cpu_gpr[rD(ctx->opcode)], t0); 4698fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4699fcf5ef2aSThomas Huth } 4700fcf5ef2aSThomas Huth } 4701fcf5ef2aSThomas Huth 4702fcf5ef2aSThomas Huth /* mfmsr */ 4703fcf5ef2aSThomas Huth static void gen_mfmsr(DisasContext *ctx) 4704fcf5ef2aSThomas Huth { 4705fcf5ef2aSThomas Huth CHK_SV; 4706fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_gpr[rD(ctx->opcode)], cpu_msr); 4707fcf5ef2aSThomas Huth } 4708fcf5ef2aSThomas Huth 4709fcf5ef2aSThomas Huth /* mfspr */ 4710fcf5ef2aSThomas Huth static inline void gen_op_mfspr(DisasContext *ctx) 4711fcf5ef2aSThomas Huth { 4712fcf5ef2aSThomas Huth void (*read_cb)(DisasContext *ctx, int gprn, int sprn); 4713fcf5ef2aSThomas Huth uint32_t sprn = SPR(ctx->opcode); 4714fcf5ef2aSThomas Huth 4715fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4716fcf5ef2aSThomas Huth read_cb = ctx->spr_cb[sprn].uea_read; 4717fcf5ef2aSThomas Huth #else 4718fcf5ef2aSThomas Huth if (ctx->pr) { 4719fcf5ef2aSThomas Huth read_cb = ctx->spr_cb[sprn].uea_read; 4720fcf5ef2aSThomas Huth } else if (ctx->hv) { 4721fcf5ef2aSThomas Huth read_cb = ctx->spr_cb[sprn].hea_read; 4722fcf5ef2aSThomas Huth } else { 4723fcf5ef2aSThomas Huth read_cb = ctx->spr_cb[sprn].oea_read; 4724fcf5ef2aSThomas Huth } 4725fcf5ef2aSThomas Huth #endif 4726fcf5ef2aSThomas Huth if (likely(read_cb != NULL)) { 4727fcf5ef2aSThomas Huth if (likely(read_cb != SPR_NOACCESS)) { 4728fcf5ef2aSThomas Huth (*read_cb)(ctx, rD(ctx->opcode), sprn); 4729fcf5ef2aSThomas Huth } else { 4730fcf5ef2aSThomas Huth /* Privilege exception */ 4731efe843d8SDavid Gibson /* 4732efe843d8SDavid Gibson * This is a hack to avoid warnings when running Linux: 4733fcf5ef2aSThomas Huth * this OS breaks the PowerPC virtualisation model, 4734fcf5ef2aSThomas Huth * allowing userland application to read the PVR 4735fcf5ef2aSThomas Huth */ 4736fcf5ef2aSThomas Huth if (sprn != SPR_PVR) { 473731085338SThomas Huth qemu_log_mask(LOG_GUEST_ERROR, "Trying to read privileged spr " 473831085338SThomas Huth "%d (0x%03x) at " TARGET_FMT_lx "\n", sprn, sprn, 47392c2bcb1bSRichard Henderson ctx->cia); 4740fcf5ef2aSThomas Huth } 4741fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_PRIV_REG); 4742fcf5ef2aSThomas Huth } 4743fcf5ef2aSThomas Huth } else { 4744fcf5ef2aSThomas Huth /* ISA 2.07 defines these as no-ops */ 4745fcf5ef2aSThomas Huth if ((ctx->insns_flags2 & PPC2_ISA207S) && 4746fcf5ef2aSThomas Huth (sprn >= 808 && sprn <= 811)) { 4747fcf5ef2aSThomas Huth /* This is a nop */ 4748fcf5ef2aSThomas Huth return; 4749fcf5ef2aSThomas Huth } 4750fcf5ef2aSThomas Huth /* Not defined */ 475131085338SThomas Huth qemu_log_mask(LOG_GUEST_ERROR, 475231085338SThomas Huth "Trying to read invalid spr %d (0x%03x) at " 47532c2bcb1bSRichard Henderson TARGET_FMT_lx "\n", sprn, sprn, ctx->cia); 4754fcf5ef2aSThomas Huth 4755efe843d8SDavid Gibson /* 4756efe843d8SDavid Gibson * The behaviour depends on MSR:PR and SPR# bit 0x10, it can 4757efe843d8SDavid Gibson * generate a priv, a hv emu or a no-op 4758fcf5ef2aSThomas Huth */ 4759fcf5ef2aSThomas Huth if (sprn & 0x10) { 4760fcf5ef2aSThomas Huth if (ctx->pr) { 4761fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_INVAL_SPR); 4762fcf5ef2aSThomas Huth } 4763fcf5ef2aSThomas Huth } else { 4764fcf5ef2aSThomas Huth if (ctx->pr || sprn == 0 || sprn == 4 || sprn == 5 || sprn == 6) { 4765fcf5ef2aSThomas Huth gen_hvpriv_exception(ctx, POWERPC_EXCP_INVAL_SPR); 4766fcf5ef2aSThomas Huth } 4767fcf5ef2aSThomas Huth } 4768fcf5ef2aSThomas Huth } 4769fcf5ef2aSThomas Huth } 4770fcf5ef2aSThomas Huth 4771fcf5ef2aSThomas Huth static void gen_mfspr(DisasContext *ctx) 4772fcf5ef2aSThomas Huth { 4773fcf5ef2aSThomas Huth gen_op_mfspr(ctx); 4774fcf5ef2aSThomas Huth } 4775fcf5ef2aSThomas Huth 4776fcf5ef2aSThomas Huth /* mftb */ 4777fcf5ef2aSThomas Huth static void gen_mftb(DisasContext *ctx) 4778fcf5ef2aSThomas Huth { 4779fcf5ef2aSThomas Huth gen_op_mfspr(ctx); 4780fcf5ef2aSThomas Huth } 4781fcf5ef2aSThomas Huth 4782fcf5ef2aSThomas Huth /* mtcrf mtocrf*/ 4783fcf5ef2aSThomas Huth static void gen_mtcrf(DisasContext *ctx) 4784fcf5ef2aSThomas Huth { 4785fcf5ef2aSThomas Huth uint32_t crm, crn; 4786fcf5ef2aSThomas Huth 4787fcf5ef2aSThomas Huth crm = CRM(ctx->opcode); 4788fcf5ef2aSThomas Huth if (likely((ctx->opcode & 0x00100000))) { 4789fcf5ef2aSThomas Huth if (crm && ((crm & (crm - 1)) == 0)) { 4790fcf5ef2aSThomas Huth TCGv_i32 temp = tcg_temp_new_i32(); 4791fcf5ef2aSThomas Huth crn = ctz32(crm); 4792fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(temp, cpu_gpr[rS(ctx->opcode)]); 4793fcf5ef2aSThomas Huth tcg_gen_shri_i32(temp, temp, crn * 4); 4794fcf5ef2aSThomas Huth tcg_gen_andi_i32(cpu_crf[7 - crn], temp, 0xf); 4795fcf5ef2aSThomas Huth tcg_temp_free_i32(temp); 4796fcf5ef2aSThomas Huth } 4797fcf5ef2aSThomas Huth } else { 4798fcf5ef2aSThomas Huth TCGv_i32 temp = tcg_temp_new_i32(); 4799fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(temp, cpu_gpr[rS(ctx->opcode)]); 4800fcf5ef2aSThomas Huth for (crn = 0 ; crn < 8 ; crn++) { 4801fcf5ef2aSThomas Huth if (crm & (1 << crn)) { 4802fcf5ef2aSThomas Huth tcg_gen_shri_i32(cpu_crf[7 - crn], temp, crn * 4); 4803fcf5ef2aSThomas Huth tcg_gen_andi_i32(cpu_crf[7 - crn], cpu_crf[7 - crn], 0xf); 4804fcf5ef2aSThomas Huth } 4805fcf5ef2aSThomas Huth } 4806fcf5ef2aSThomas Huth tcg_temp_free_i32(temp); 4807fcf5ef2aSThomas Huth } 4808fcf5ef2aSThomas Huth } 4809fcf5ef2aSThomas Huth 4810fcf5ef2aSThomas Huth /* mtmsr */ 4811fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4812fcf5ef2aSThomas Huth static void gen_mtmsrd(DisasContext *ctx) 4813fcf5ef2aSThomas Huth { 4814caf590ddSNicholas Piggin if (unlikely(!is_book3s_arch2x(ctx))) { 4815caf590ddSNicholas Piggin gen_invalid(ctx); 4816caf590ddSNicholas Piggin return; 4817caf590ddSNicholas Piggin } 4818caf590ddSNicholas Piggin 4819fcf5ef2aSThomas Huth CHK_SV; 4820fcf5ef2aSThomas Huth 4821fcf5ef2aSThomas Huth #if !defined(CONFIG_USER_ONLY) 48226fa5726bSMatheus Ferst TCGv t0, t1; 48236fa5726bSMatheus Ferst target_ulong mask; 48246fa5726bSMatheus Ferst 48256fa5726bSMatheus Ferst t0 = tcg_temp_new(); 48266fa5726bSMatheus Ferst t1 = tcg_temp_new(); 48276fa5726bSMatheus Ferst 4828f5b6daacSRichard Henderson gen_icount_io_start(ctx); 48296fa5726bSMatheus Ferst 4830fcf5ef2aSThomas Huth if (ctx->opcode & 0x00010000) { 48315ed19506SNicholas Piggin /* L=1 form only updates EE and RI */ 48326fa5726bSMatheus Ferst mask = (1ULL << MSR_RI) | (1ULL << MSR_EE); 4833fcf5ef2aSThomas Huth } else { 48346fa5726bSMatheus Ferst /* mtmsrd does not alter HV, S, ME, or LE */ 48356fa5726bSMatheus Ferst mask = ~((1ULL << MSR_LE) | (1ULL << MSR_ME) | (1ULL << MSR_S) | 48366fa5726bSMatheus Ferst (1ULL << MSR_HV)); 4837efe843d8SDavid Gibson /* 4838efe843d8SDavid Gibson * XXX: we need to update nip before the store if we enter 4839efe843d8SDavid Gibson * power saving mode, we will exit the loop directly from 4840efe843d8SDavid Gibson * ppc_store_msr 4841fcf5ef2aSThomas Huth */ 4842b6bac4bcSEmilio G. Cota gen_update_nip(ctx, ctx->base.pc_next); 4843fcf5ef2aSThomas Huth } 48446fa5726bSMatheus Ferst 48456fa5726bSMatheus Ferst tcg_gen_andi_tl(t0, cpu_gpr[rS(ctx->opcode)], mask); 48466fa5726bSMatheus Ferst tcg_gen_andi_tl(t1, cpu_msr, ~mask); 48476fa5726bSMatheus Ferst tcg_gen_or_tl(t0, t0, t1); 48486fa5726bSMatheus Ferst 48496fa5726bSMatheus Ferst gen_helper_store_msr(cpu_env, t0); 48506fa5726bSMatheus Ferst 48515ed19506SNicholas Piggin /* Must stop the translation as machine state (may have) changed */ 4852d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 48536fa5726bSMatheus Ferst 48546fa5726bSMatheus Ferst tcg_temp_free(t0); 48556fa5726bSMatheus Ferst tcg_temp_free(t1); 4856fcf5ef2aSThomas Huth #endif /* !defined(CONFIG_USER_ONLY) */ 4857fcf5ef2aSThomas Huth } 4858fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 4859fcf5ef2aSThomas Huth 4860fcf5ef2aSThomas Huth static void gen_mtmsr(DisasContext *ctx) 4861fcf5ef2aSThomas Huth { 4862fcf5ef2aSThomas Huth CHK_SV; 4863fcf5ef2aSThomas Huth 4864fcf5ef2aSThomas Huth #if !defined(CONFIG_USER_ONLY) 48656fa5726bSMatheus Ferst TCGv t0, t1; 48666fa5726bSMatheus Ferst target_ulong mask = 0xFFFFFFFF; 48676fa5726bSMatheus Ferst 48686fa5726bSMatheus Ferst t0 = tcg_temp_new(); 48696fa5726bSMatheus Ferst t1 = tcg_temp_new(); 48706fa5726bSMatheus Ferst 4871f5b6daacSRichard Henderson gen_icount_io_start(ctx); 4872fcf5ef2aSThomas Huth if (ctx->opcode & 0x00010000) { 48735ed19506SNicholas Piggin /* L=1 form only updates EE and RI */ 48746fa5726bSMatheus Ferst mask &= (1ULL << MSR_RI) | (1ULL << MSR_EE); 4875fcf5ef2aSThomas Huth } else { 48766fa5726bSMatheus Ferst /* mtmsr does not alter S, ME, or LE */ 48776fa5726bSMatheus Ferst mask &= ~((1ULL << MSR_LE) | (1ULL << MSR_ME) | (1ULL << MSR_S)); 4878fcf5ef2aSThomas Huth 4879efe843d8SDavid Gibson /* 4880efe843d8SDavid Gibson * XXX: we need to update nip before the store if we enter 4881efe843d8SDavid Gibson * power saving mode, we will exit the loop directly from 4882efe843d8SDavid Gibson * ppc_store_msr 4883fcf5ef2aSThomas Huth */ 4884b6bac4bcSEmilio G. Cota gen_update_nip(ctx, ctx->base.pc_next); 4885fcf5ef2aSThomas Huth } 48866fa5726bSMatheus Ferst 48876fa5726bSMatheus Ferst tcg_gen_andi_tl(t0, cpu_gpr[rS(ctx->opcode)], mask); 48886fa5726bSMatheus Ferst tcg_gen_andi_tl(t1, cpu_msr, ~mask); 48896fa5726bSMatheus Ferst tcg_gen_or_tl(t0, t0, t1); 48906fa5726bSMatheus Ferst 48916fa5726bSMatheus Ferst gen_helper_store_msr(cpu_env, t0); 48926fa5726bSMatheus Ferst 48935ed19506SNicholas Piggin /* Must stop the translation as machine state (may have) changed */ 4894d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 48956fa5726bSMatheus Ferst 48966fa5726bSMatheus Ferst tcg_temp_free(t0); 48976fa5726bSMatheus Ferst tcg_temp_free(t1); 4898fcf5ef2aSThomas Huth #endif 4899fcf5ef2aSThomas Huth } 4900fcf5ef2aSThomas Huth 4901fcf5ef2aSThomas Huth /* mtspr */ 4902fcf5ef2aSThomas Huth static void gen_mtspr(DisasContext *ctx) 4903fcf5ef2aSThomas Huth { 4904fcf5ef2aSThomas Huth void (*write_cb)(DisasContext *ctx, int sprn, int gprn); 4905fcf5ef2aSThomas Huth uint32_t sprn = SPR(ctx->opcode); 4906fcf5ef2aSThomas Huth 4907fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 4908fcf5ef2aSThomas Huth write_cb = ctx->spr_cb[sprn].uea_write; 4909fcf5ef2aSThomas Huth #else 4910fcf5ef2aSThomas Huth if (ctx->pr) { 4911fcf5ef2aSThomas Huth write_cb = ctx->spr_cb[sprn].uea_write; 4912fcf5ef2aSThomas Huth } else if (ctx->hv) { 4913fcf5ef2aSThomas Huth write_cb = ctx->spr_cb[sprn].hea_write; 4914fcf5ef2aSThomas Huth } else { 4915fcf5ef2aSThomas Huth write_cb = ctx->spr_cb[sprn].oea_write; 4916fcf5ef2aSThomas Huth } 4917fcf5ef2aSThomas Huth #endif 4918fcf5ef2aSThomas Huth if (likely(write_cb != NULL)) { 4919fcf5ef2aSThomas Huth if (likely(write_cb != SPR_NOACCESS)) { 4920fcf5ef2aSThomas Huth (*write_cb)(ctx, sprn, rS(ctx->opcode)); 4921fcf5ef2aSThomas Huth } else { 4922fcf5ef2aSThomas Huth /* Privilege exception */ 492331085338SThomas Huth qemu_log_mask(LOG_GUEST_ERROR, "Trying to write privileged spr " 492431085338SThomas Huth "%d (0x%03x) at " TARGET_FMT_lx "\n", sprn, sprn, 49252c2bcb1bSRichard Henderson ctx->cia); 4926fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_PRIV_REG); 4927fcf5ef2aSThomas Huth } 4928fcf5ef2aSThomas Huth } else { 4929fcf5ef2aSThomas Huth /* ISA 2.07 defines these as no-ops */ 4930fcf5ef2aSThomas Huth if ((ctx->insns_flags2 & PPC2_ISA207S) && 4931fcf5ef2aSThomas Huth (sprn >= 808 && sprn <= 811)) { 4932fcf5ef2aSThomas Huth /* This is a nop */ 4933fcf5ef2aSThomas Huth return; 4934fcf5ef2aSThomas Huth } 4935fcf5ef2aSThomas Huth 4936fcf5ef2aSThomas Huth /* Not defined */ 493731085338SThomas Huth qemu_log_mask(LOG_GUEST_ERROR, 493831085338SThomas Huth "Trying to write invalid spr %d (0x%03x) at " 49392c2bcb1bSRichard Henderson TARGET_FMT_lx "\n", sprn, sprn, ctx->cia); 4940fcf5ef2aSThomas Huth 4941fcf5ef2aSThomas Huth 4942efe843d8SDavid Gibson /* 4943efe843d8SDavid Gibson * The behaviour depends on MSR:PR and SPR# bit 0x10, it can 4944efe843d8SDavid Gibson * generate a priv, a hv emu or a no-op 4945fcf5ef2aSThomas Huth */ 4946fcf5ef2aSThomas Huth if (sprn & 0x10) { 4947fcf5ef2aSThomas Huth if (ctx->pr) { 4948fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_INVAL_SPR); 4949fcf5ef2aSThomas Huth } 4950fcf5ef2aSThomas Huth } else { 4951fcf5ef2aSThomas Huth if (ctx->pr || sprn == 0) { 4952fcf5ef2aSThomas Huth gen_hvpriv_exception(ctx, POWERPC_EXCP_INVAL_SPR); 4953fcf5ef2aSThomas Huth } 4954fcf5ef2aSThomas Huth } 4955fcf5ef2aSThomas Huth } 4956fcf5ef2aSThomas Huth } 4957fcf5ef2aSThomas Huth 4958fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 4959fcf5ef2aSThomas Huth /* setb */ 4960fcf5ef2aSThomas Huth static void gen_setb(DisasContext *ctx) 4961fcf5ef2aSThomas Huth { 4962fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_temp_new_i32(); 49636f4912a4SPhilippe Mathieu-Daudé TCGv_i32 t8 = tcg_constant_i32(8); 49646f4912a4SPhilippe Mathieu-Daudé TCGv_i32 tm1 = tcg_constant_i32(-1); 4965fcf5ef2aSThomas Huth int crf = crfS(ctx->opcode); 4966fcf5ef2aSThomas Huth 4967fcf5ef2aSThomas Huth tcg_gen_setcondi_i32(TCG_COND_GEU, t0, cpu_crf[crf], 4); 4968fcf5ef2aSThomas Huth tcg_gen_movcond_i32(TCG_COND_GEU, t0, cpu_crf[crf], t8, tm1, t0); 4969fcf5ef2aSThomas Huth tcg_gen_ext_i32_tl(cpu_gpr[rD(ctx->opcode)], t0); 4970fcf5ef2aSThomas Huth 4971fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 4972fcf5ef2aSThomas Huth } 4973fcf5ef2aSThomas Huth #endif 4974fcf5ef2aSThomas Huth 4975fcf5ef2aSThomas Huth /*** Cache management ***/ 4976fcf5ef2aSThomas Huth 4977fcf5ef2aSThomas Huth /* dcbf */ 4978fcf5ef2aSThomas Huth static void gen_dcbf(DisasContext *ctx) 4979fcf5ef2aSThomas Huth { 4980fcf5ef2aSThomas Huth /* XXX: specification says this is treated as a load by the MMU */ 4981fcf5ef2aSThomas Huth TCGv t0; 4982fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 4983fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 4984fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 4985fcf5ef2aSThomas Huth gen_qemu_ld8u(ctx, t0, t0); 4986fcf5ef2aSThomas Huth tcg_temp_free(t0); 4987fcf5ef2aSThomas Huth } 4988fcf5ef2aSThomas Huth 498950728199SRoman Kapl /* dcbfep (external PID dcbf) */ 499050728199SRoman Kapl static void gen_dcbfep(DisasContext *ctx) 499150728199SRoman Kapl { 499250728199SRoman Kapl /* XXX: specification says this is treated as a load by the MMU */ 499350728199SRoman Kapl TCGv t0; 499450728199SRoman Kapl CHK_SV; 499550728199SRoman Kapl gen_set_access_type(ctx, ACCESS_CACHE); 499650728199SRoman Kapl t0 = tcg_temp_new(); 499750728199SRoman Kapl gen_addr_reg_index(ctx, t0); 499850728199SRoman Kapl tcg_gen_qemu_ld_tl(t0, t0, PPC_TLB_EPID_LOAD, DEF_MEMOP(MO_UB)); 499950728199SRoman Kapl tcg_temp_free(t0); 500050728199SRoman Kapl } 500150728199SRoman Kapl 5002fcf5ef2aSThomas Huth /* dcbi (Supervisor only) */ 5003fcf5ef2aSThomas Huth static void gen_dcbi(DisasContext *ctx) 5004fcf5ef2aSThomas Huth { 5005fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5006fcf5ef2aSThomas Huth GEN_PRIV; 5007fcf5ef2aSThomas Huth #else 5008fcf5ef2aSThomas Huth TCGv EA, val; 5009fcf5ef2aSThomas Huth 5010fcf5ef2aSThomas Huth CHK_SV; 5011fcf5ef2aSThomas Huth EA = tcg_temp_new(); 5012fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 5013fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); 5014fcf5ef2aSThomas Huth val = tcg_temp_new(); 5015fcf5ef2aSThomas Huth /* XXX: specification says this should be treated as a store by the MMU */ 5016fcf5ef2aSThomas Huth gen_qemu_ld8u(ctx, val, EA); 5017fcf5ef2aSThomas Huth gen_qemu_st8(ctx, val, EA); 5018fcf5ef2aSThomas Huth tcg_temp_free(val); 5019fcf5ef2aSThomas Huth tcg_temp_free(EA); 5020fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5021fcf5ef2aSThomas Huth } 5022fcf5ef2aSThomas Huth 5023fcf5ef2aSThomas Huth /* dcdst */ 5024fcf5ef2aSThomas Huth static void gen_dcbst(DisasContext *ctx) 5025fcf5ef2aSThomas Huth { 5026fcf5ef2aSThomas Huth /* XXX: specification say this is treated as a load by the MMU */ 5027fcf5ef2aSThomas Huth TCGv t0; 5028fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 5029fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5030fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 5031fcf5ef2aSThomas Huth gen_qemu_ld8u(ctx, t0, t0); 5032fcf5ef2aSThomas Huth tcg_temp_free(t0); 5033fcf5ef2aSThomas Huth } 5034fcf5ef2aSThomas Huth 503550728199SRoman Kapl /* dcbstep (dcbstep External PID version) */ 503650728199SRoman Kapl static void gen_dcbstep(DisasContext *ctx) 503750728199SRoman Kapl { 503850728199SRoman Kapl /* XXX: specification say this is treated as a load by the MMU */ 503950728199SRoman Kapl TCGv t0; 504050728199SRoman Kapl gen_set_access_type(ctx, ACCESS_CACHE); 504150728199SRoman Kapl t0 = tcg_temp_new(); 504250728199SRoman Kapl gen_addr_reg_index(ctx, t0); 504350728199SRoman Kapl tcg_gen_qemu_ld_tl(t0, t0, PPC_TLB_EPID_LOAD, DEF_MEMOP(MO_UB)); 504450728199SRoman Kapl tcg_temp_free(t0); 504550728199SRoman Kapl } 504650728199SRoman Kapl 5047fcf5ef2aSThomas Huth /* dcbt */ 5048fcf5ef2aSThomas Huth static void gen_dcbt(DisasContext *ctx) 5049fcf5ef2aSThomas Huth { 5050efe843d8SDavid Gibson /* 5051efe843d8SDavid Gibson * interpreted as no-op 5052efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 5053efe843d8SDavid Gibson * does not generate any exception 5054fcf5ef2aSThomas Huth */ 5055fcf5ef2aSThomas Huth } 5056fcf5ef2aSThomas Huth 505750728199SRoman Kapl /* dcbtep */ 505850728199SRoman Kapl static void gen_dcbtep(DisasContext *ctx) 505950728199SRoman Kapl { 5060efe843d8SDavid Gibson /* 5061efe843d8SDavid Gibson * interpreted as no-op 5062efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 5063efe843d8SDavid Gibson * does not generate any exception 506450728199SRoman Kapl */ 506550728199SRoman Kapl } 506650728199SRoman Kapl 5067fcf5ef2aSThomas Huth /* dcbtst */ 5068fcf5ef2aSThomas Huth static void gen_dcbtst(DisasContext *ctx) 5069fcf5ef2aSThomas Huth { 5070efe843d8SDavid Gibson /* 5071efe843d8SDavid Gibson * interpreted as no-op 5072efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 5073efe843d8SDavid Gibson * does not generate any exception 5074fcf5ef2aSThomas Huth */ 5075fcf5ef2aSThomas Huth } 5076fcf5ef2aSThomas Huth 507750728199SRoman Kapl /* dcbtstep */ 507850728199SRoman Kapl static void gen_dcbtstep(DisasContext *ctx) 507950728199SRoman Kapl { 5080efe843d8SDavid Gibson /* 5081efe843d8SDavid Gibson * interpreted as no-op 5082efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 5083efe843d8SDavid Gibson * does not generate any exception 508450728199SRoman Kapl */ 508550728199SRoman Kapl } 508650728199SRoman Kapl 5087fcf5ef2aSThomas Huth /* dcbtls */ 5088fcf5ef2aSThomas Huth static void gen_dcbtls(DisasContext *ctx) 5089fcf5ef2aSThomas Huth { 5090fcf5ef2aSThomas Huth /* Always fails locking the cache */ 5091fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 5092fcf5ef2aSThomas Huth gen_load_spr(t0, SPR_Exxx_L1CSR0); 5093fcf5ef2aSThomas Huth tcg_gen_ori_tl(t0, t0, L1CSR0_CUL); 5094fcf5ef2aSThomas Huth gen_store_spr(SPR_Exxx_L1CSR0, t0); 5095fcf5ef2aSThomas Huth tcg_temp_free(t0); 5096fcf5ef2aSThomas Huth } 5097fcf5ef2aSThomas Huth 5098fcf5ef2aSThomas Huth /* dcbz */ 5099fcf5ef2aSThomas Huth static void gen_dcbz(DisasContext *ctx) 5100fcf5ef2aSThomas Huth { 5101fcf5ef2aSThomas Huth TCGv tcgv_addr; 5102fcf5ef2aSThomas Huth TCGv_i32 tcgv_op; 5103fcf5ef2aSThomas Huth 5104fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 5105fcf5ef2aSThomas Huth tcgv_addr = tcg_temp_new(); 5106fcf5ef2aSThomas Huth tcgv_op = tcg_const_i32(ctx->opcode & 0x03FF000); 5107fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, tcgv_addr); 5108fcf5ef2aSThomas Huth gen_helper_dcbz(cpu_env, tcgv_addr, tcgv_op); 5109fcf5ef2aSThomas Huth tcg_temp_free(tcgv_addr); 5110fcf5ef2aSThomas Huth tcg_temp_free_i32(tcgv_op); 5111fcf5ef2aSThomas Huth } 5112fcf5ef2aSThomas Huth 511350728199SRoman Kapl /* dcbzep */ 511450728199SRoman Kapl static void gen_dcbzep(DisasContext *ctx) 511550728199SRoman Kapl { 511650728199SRoman Kapl TCGv tcgv_addr; 511750728199SRoman Kapl TCGv_i32 tcgv_op; 511850728199SRoman Kapl 511950728199SRoman Kapl gen_set_access_type(ctx, ACCESS_CACHE); 512050728199SRoman Kapl tcgv_addr = tcg_temp_new(); 512150728199SRoman Kapl tcgv_op = tcg_const_i32(ctx->opcode & 0x03FF000); 512250728199SRoman Kapl gen_addr_reg_index(ctx, tcgv_addr); 512350728199SRoman Kapl gen_helper_dcbzep(cpu_env, tcgv_addr, tcgv_op); 512450728199SRoman Kapl tcg_temp_free(tcgv_addr); 512550728199SRoman Kapl tcg_temp_free_i32(tcgv_op); 512650728199SRoman Kapl } 512750728199SRoman Kapl 5128fcf5ef2aSThomas Huth /* dst / dstt */ 5129fcf5ef2aSThomas Huth static void gen_dst(DisasContext *ctx) 5130fcf5ef2aSThomas Huth { 5131fcf5ef2aSThomas Huth if (rA(ctx->opcode) == 0) { 5132fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 5133fcf5ef2aSThomas Huth } else { 5134fcf5ef2aSThomas Huth /* interpreted as no-op */ 5135fcf5ef2aSThomas Huth } 5136fcf5ef2aSThomas Huth } 5137fcf5ef2aSThomas Huth 5138fcf5ef2aSThomas Huth /* dstst /dststt */ 5139fcf5ef2aSThomas Huth static void gen_dstst(DisasContext *ctx) 5140fcf5ef2aSThomas Huth { 5141fcf5ef2aSThomas Huth if (rA(ctx->opcode) == 0) { 5142fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 5143fcf5ef2aSThomas Huth } else { 5144fcf5ef2aSThomas Huth /* interpreted as no-op */ 5145fcf5ef2aSThomas Huth } 5146fcf5ef2aSThomas Huth 5147fcf5ef2aSThomas Huth } 5148fcf5ef2aSThomas Huth 5149fcf5ef2aSThomas Huth /* dss / dssall */ 5150fcf5ef2aSThomas Huth static void gen_dss(DisasContext *ctx) 5151fcf5ef2aSThomas Huth { 5152fcf5ef2aSThomas Huth /* interpreted as no-op */ 5153fcf5ef2aSThomas Huth } 5154fcf5ef2aSThomas Huth 5155fcf5ef2aSThomas Huth /* icbi */ 5156fcf5ef2aSThomas Huth static void gen_icbi(DisasContext *ctx) 5157fcf5ef2aSThomas Huth { 5158fcf5ef2aSThomas Huth TCGv t0; 5159fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 5160fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5161fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 5162fcf5ef2aSThomas Huth gen_helper_icbi(cpu_env, t0); 5163fcf5ef2aSThomas Huth tcg_temp_free(t0); 5164fcf5ef2aSThomas Huth } 5165fcf5ef2aSThomas Huth 516650728199SRoman Kapl /* icbiep */ 516750728199SRoman Kapl static void gen_icbiep(DisasContext *ctx) 516850728199SRoman Kapl { 516950728199SRoman Kapl TCGv t0; 517050728199SRoman Kapl gen_set_access_type(ctx, ACCESS_CACHE); 517150728199SRoman Kapl t0 = tcg_temp_new(); 517250728199SRoman Kapl gen_addr_reg_index(ctx, t0); 517350728199SRoman Kapl gen_helper_icbiep(cpu_env, t0); 517450728199SRoman Kapl tcg_temp_free(t0); 517550728199SRoman Kapl } 517650728199SRoman Kapl 5177fcf5ef2aSThomas Huth /* Optional: */ 5178fcf5ef2aSThomas Huth /* dcba */ 5179fcf5ef2aSThomas Huth static void gen_dcba(DisasContext *ctx) 5180fcf5ef2aSThomas Huth { 5181efe843d8SDavid Gibson /* 5182efe843d8SDavid Gibson * interpreted as no-op 5183efe843d8SDavid Gibson * XXX: specification say this is treated as a store by the MMU 5184fcf5ef2aSThomas Huth * but does not generate any exception 5185fcf5ef2aSThomas Huth */ 5186fcf5ef2aSThomas Huth } 5187fcf5ef2aSThomas Huth 5188fcf5ef2aSThomas Huth /*** Segment register manipulation ***/ 5189fcf5ef2aSThomas Huth /* Supervisor only: */ 5190fcf5ef2aSThomas Huth 5191fcf5ef2aSThomas Huth /* mfsr */ 5192fcf5ef2aSThomas Huth static void gen_mfsr(DisasContext *ctx) 5193fcf5ef2aSThomas Huth { 5194fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5195fcf5ef2aSThomas Huth GEN_PRIV; 5196fcf5ef2aSThomas Huth #else 5197fcf5ef2aSThomas Huth TCGv t0; 5198fcf5ef2aSThomas Huth 5199fcf5ef2aSThomas Huth CHK_SV; 5200fcf5ef2aSThomas Huth t0 = tcg_const_tl(SR(ctx->opcode)); 5201fcf5ef2aSThomas Huth gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 5202fcf5ef2aSThomas Huth tcg_temp_free(t0); 5203fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5204fcf5ef2aSThomas Huth } 5205fcf5ef2aSThomas Huth 5206fcf5ef2aSThomas Huth /* mfsrin */ 5207fcf5ef2aSThomas Huth static void gen_mfsrin(DisasContext *ctx) 5208fcf5ef2aSThomas Huth { 5209fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5210fcf5ef2aSThomas Huth GEN_PRIV; 5211fcf5ef2aSThomas Huth #else 5212fcf5ef2aSThomas Huth TCGv t0; 5213fcf5ef2aSThomas Huth 5214fcf5ef2aSThomas Huth CHK_SV; 5215fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5216e2622073SPhilippe Mathieu-Daudé tcg_gen_extract_tl(t0, cpu_gpr[rB(ctx->opcode)], 28, 4); 5217fcf5ef2aSThomas Huth gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 5218fcf5ef2aSThomas Huth tcg_temp_free(t0); 5219fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5220fcf5ef2aSThomas Huth } 5221fcf5ef2aSThomas Huth 5222fcf5ef2aSThomas Huth /* mtsr */ 5223fcf5ef2aSThomas Huth static void gen_mtsr(DisasContext *ctx) 5224fcf5ef2aSThomas Huth { 5225fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5226fcf5ef2aSThomas Huth GEN_PRIV; 5227fcf5ef2aSThomas Huth #else 5228fcf5ef2aSThomas Huth TCGv t0; 5229fcf5ef2aSThomas Huth 5230fcf5ef2aSThomas Huth CHK_SV; 5231fcf5ef2aSThomas Huth t0 = tcg_const_tl(SR(ctx->opcode)); 5232fcf5ef2aSThomas Huth gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]); 5233fcf5ef2aSThomas Huth tcg_temp_free(t0); 5234fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5235fcf5ef2aSThomas Huth } 5236fcf5ef2aSThomas Huth 5237fcf5ef2aSThomas Huth /* mtsrin */ 5238fcf5ef2aSThomas Huth static void gen_mtsrin(DisasContext *ctx) 5239fcf5ef2aSThomas Huth { 5240fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5241fcf5ef2aSThomas Huth GEN_PRIV; 5242fcf5ef2aSThomas Huth #else 5243fcf5ef2aSThomas Huth TCGv t0; 5244fcf5ef2aSThomas Huth CHK_SV; 5245fcf5ef2aSThomas Huth 5246fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5247e2622073SPhilippe Mathieu-Daudé tcg_gen_extract_tl(t0, cpu_gpr[rB(ctx->opcode)], 28, 4); 5248fcf5ef2aSThomas Huth gen_helper_store_sr(cpu_env, t0, cpu_gpr[rD(ctx->opcode)]); 5249fcf5ef2aSThomas Huth tcg_temp_free(t0); 5250fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5251fcf5ef2aSThomas Huth } 5252fcf5ef2aSThomas Huth 5253fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 5254fcf5ef2aSThomas Huth /* Specific implementation for PowerPC 64 "bridge" emulation using SLB */ 5255fcf5ef2aSThomas Huth 5256fcf5ef2aSThomas Huth /* mfsr */ 5257fcf5ef2aSThomas Huth static void gen_mfsr_64b(DisasContext *ctx) 5258fcf5ef2aSThomas Huth { 5259fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5260fcf5ef2aSThomas Huth GEN_PRIV; 5261fcf5ef2aSThomas Huth #else 5262fcf5ef2aSThomas Huth TCGv t0; 5263fcf5ef2aSThomas Huth 5264fcf5ef2aSThomas Huth CHK_SV; 5265fcf5ef2aSThomas Huth t0 = tcg_const_tl(SR(ctx->opcode)); 5266fcf5ef2aSThomas Huth gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 5267fcf5ef2aSThomas Huth tcg_temp_free(t0); 5268fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5269fcf5ef2aSThomas Huth } 5270fcf5ef2aSThomas Huth 5271fcf5ef2aSThomas Huth /* mfsrin */ 5272fcf5ef2aSThomas Huth static void gen_mfsrin_64b(DisasContext *ctx) 5273fcf5ef2aSThomas Huth { 5274fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5275fcf5ef2aSThomas Huth GEN_PRIV; 5276fcf5ef2aSThomas Huth #else 5277fcf5ef2aSThomas Huth TCGv t0; 5278fcf5ef2aSThomas Huth 5279fcf5ef2aSThomas Huth CHK_SV; 5280fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5281e2622073SPhilippe Mathieu-Daudé tcg_gen_extract_tl(t0, cpu_gpr[rB(ctx->opcode)], 28, 4); 5282fcf5ef2aSThomas Huth gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 5283fcf5ef2aSThomas Huth tcg_temp_free(t0); 5284fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5285fcf5ef2aSThomas Huth } 5286fcf5ef2aSThomas Huth 5287fcf5ef2aSThomas Huth /* mtsr */ 5288fcf5ef2aSThomas Huth static void gen_mtsr_64b(DisasContext *ctx) 5289fcf5ef2aSThomas Huth { 5290fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5291fcf5ef2aSThomas Huth GEN_PRIV; 5292fcf5ef2aSThomas Huth #else 5293fcf5ef2aSThomas Huth TCGv t0; 5294fcf5ef2aSThomas Huth 5295fcf5ef2aSThomas Huth CHK_SV; 5296fcf5ef2aSThomas Huth t0 = tcg_const_tl(SR(ctx->opcode)); 5297fcf5ef2aSThomas Huth gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]); 5298fcf5ef2aSThomas Huth tcg_temp_free(t0); 5299fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5300fcf5ef2aSThomas Huth } 5301fcf5ef2aSThomas Huth 5302fcf5ef2aSThomas Huth /* mtsrin */ 5303fcf5ef2aSThomas Huth static void gen_mtsrin_64b(DisasContext *ctx) 5304fcf5ef2aSThomas Huth { 5305fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5306fcf5ef2aSThomas Huth GEN_PRIV; 5307fcf5ef2aSThomas Huth #else 5308fcf5ef2aSThomas Huth TCGv t0; 5309fcf5ef2aSThomas Huth 5310fcf5ef2aSThomas Huth CHK_SV; 5311fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5312e2622073SPhilippe Mathieu-Daudé tcg_gen_extract_tl(t0, cpu_gpr[rB(ctx->opcode)], 28, 4); 5313fcf5ef2aSThomas Huth gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]); 5314fcf5ef2aSThomas Huth tcg_temp_free(t0); 5315fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5316fcf5ef2aSThomas Huth } 5317fcf5ef2aSThomas Huth 5318fcf5ef2aSThomas Huth /* slbmte */ 5319fcf5ef2aSThomas Huth static void gen_slbmte(DisasContext *ctx) 5320fcf5ef2aSThomas Huth { 5321fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5322fcf5ef2aSThomas Huth GEN_PRIV; 5323fcf5ef2aSThomas Huth #else 5324fcf5ef2aSThomas Huth CHK_SV; 5325fcf5ef2aSThomas Huth 5326fcf5ef2aSThomas Huth gen_helper_store_slb(cpu_env, cpu_gpr[rB(ctx->opcode)], 5327fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 5328fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5329fcf5ef2aSThomas Huth } 5330fcf5ef2aSThomas Huth 5331fcf5ef2aSThomas Huth static void gen_slbmfee(DisasContext *ctx) 5332fcf5ef2aSThomas Huth { 5333fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5334fcf5ef2aSThomas Huth GEN_PRIV; 5335fcf5ef2aSThomas Huth #else 5336fcf5ef2aSThomas Huth CHK_SV; 5337fcf5ef2aSThomas Huth 5338fcf5ef2aSThomas Huth gen_helper_load_slb_esid(cpu_gpr[rS(ctx->opcode)], cpu_env, 5339fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 5340fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5341fcf5ef2aSThomas Huth } 5342fcf5ef2aSThomas Huth 5343fcf5ef2aSThomas Huth static void gen_slbmfev(DisasContext *ctx) 5344fcf5ef2aSThomas Huth { 5345fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5346fcf5ef2aSThomas Huth GEN_PRIV; 5347fcf5ef2aSThomas Huth #else 5348fcf5ef2aSThomas Huth CHK_SV; 5349fcf5ef2aSThomas Huth 5350fcf5ef2aSThomas Huth gen_helper_load_slb_vsid(cpu_gpr[rS(ctx->opcode)], cpu_env, 5351fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 5352fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5353fcf5ef2aSThomas Huth } 5354fcf5ef2aSThomas Huth 5355fcf5ef2aSThomas Huth static void gen_slbfee_(DisasContext *ctx) 5356fcf5ef2aSThomas Huth { 5357fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5358fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG); 5359fcf5ef2aSThomas Huth #else 5360fcf5ef2aSThomas Huth TCGLabel *l1, *l2; 5361fcf5ef2aSThomas Huth 5362fcf5ef2aSThomas Huth if (unlikely(ctx->pr)) { 5363fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG); 5364fcf5ef2aSThomas Huth return; 5365fcf5ef2aSThomas Huth } 5366fcf5ef2aSThomas Huth gen_helper_find_slb_vsid(cpu_gpr[rS(ctx->opcode)], cpu_env, 5367fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 5368fcf5ef2aSThomas Huth l1 = gen_new_label(); 5369fcf5ef2aSThomas Huth l2 = gen_new_label(); 5370fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 5371fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[rS(ctx->opcode)], -1, l1); 5372efa73196SNikunj A Dadhania tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], CRF_EQ); 5373fcf5ef2aSThomas Huth tcg_gen_br(l2); 5374fcf5ef2aSThomas Huth gen_set_label(l1); 5375fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_gpr[rS(ctx->opcode)], 0); 5376fcf5ef2aSThomas Huth gen_set_label(l2); 5377fcf5ef2aSThomas Huth #endif 5378fcf5ef2aSThomas Huth } 5379fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 5380fcf5ef2aSThomas Huth 5381fcf5ef2aSThomas Huth /*** Lookaside buffer management ***/ 5382fcf5ef2aSThomas Huth /* Optional & supervisor only: */ 5383fcf5ef2aSThomas Huth 5384fcf5ef2aSThomas Huth /* tlbia */ 5385fcf5ef2aSThomas Huth static void gen_tlbia(DisasContext *ctx) 5386fcf5ef2aSThomas Huth { 5387fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5388fcf5ef2aSThomas Huth GEN_PRIV; 5389fcf5ef2aSThomas Huth #else 5390fcf5ef2aSThomas Huth CHK_HV; 5391fcf5ef2aSThomas Huth 5392fcf5ef2aSThomas Huth gen_helper_tlbia(cpu_env); 5393fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5394fcf5ef2aSThomas Huth } 5395fcf5ef2aSThomas Huth 5396fcf5ef2aSThomas Huth /* tlbiel */ 5397fcf5ef2aSThomas Huth static void gen_tlbiel(DisasContext *ctx) 5398fcf5ef2aSThomas Huth { 5399fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5400fcf5ef2aSThomas Huth GEN_PRIV; 5401fcf5ef2aSThomas Huth #else 540292fb92d3SMatheus Ferst bool psr = (ctx->opcode >> 17) & 0x1; 540392fb92d3SMatheus Ferst 540492fb92d3SMatheus Ferst if (ctx->pr || (!ctx->hv && !psr && ctx->hr)) { 540592fb92d3SMatheus Ferst /* 540692fb92d3SMatheus Ferst * tlbiel is privileged except when PSR=0 and HR=1, making it 540792fb92d3SMatheus Ferst * hypervisor privileged. 540892fb92d3SMatheus Ferst */ 540992fb92d3SMatheus Ferst GEN_PRIV; 541092fb92d3SMatheus Ferst } 5411fcf5ef2aSThomas Huth 5412fcf5ef2aSThomas Huth gen_helper_tlbie(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5413fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5414fcf5ef2aSThomas Huth } 5415fcf5ef2aSThomas Huth 5416fcf5ef2aSThomas Huth /* tlbie */ 5417fcf5ef2aSThomas Huth static void gen_tlbie(DisasContext *ctx) 5418fcf5ef2aSThomas Huth { 5419fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5420fcf5ef2aSThomas Huth GEN_PRIV; 5421fcf5ef2aSThomas Huth #else 542292fb92d3SMatheus Ferst bool psr = (ctx->opcode >> 17) & 0x1; 5423fcf5ef2aSThomas Huth TCGv_i32 t1; 5424c6fd28fdSSuraj Jitindar Singh 542592fb92d3SMatheus Ferst if (ctx->pr) { 542692fb92d3SMatheus Ferst /* tlbie is privileged... */ 542792fb92d3SMatheus Ferst GEN_PRIV; 542892fb92d3SMatheus Ferst } else if (!ctx->hv) { 542992fb92d3SMatheus Ferst if (!ctx->gtse || (!psr && ctx->hr)) { 543092fb92d3SMatheus Ferst /* 543192fb92d3SMatheus Ferst * ... except when GTSE=0 or when PSR=0 and HR=1, making it 543292fb92d3SMatheus Ferst * hypervisor privileged. 543392fb92d3SMatheus Ferst */ 543492fb92d3SMatheus Ferst GEN_PRIV; 543592fb92d3SMatheus Ferst } 5436c6fd28fdSSuraj Jitindar Singh } 5437fcf5ef2aSThomas Huth 5438fcf5ef2aSThomas Huth if (NARROW_MODE(ctx)) { 5439fcf5ef2aSThomas Huth TCGv t0 = tcg_temp_new(); 5440fcf5ef2aSThomas Huth tcg_gen_ext32u_tl(t0, cpu_gpr[rB(ctx->opcode)]); 5441fcf5ef2aSThomas Huth gen_helper_tlbie(cpu_env, t0); 5442fcf5ef2aSThomas Huth tcg_temp_free(t0); 5443fcf5ef2aSThomas Huth } else { 5444fcf5ef2aSThomas Huth gen_helper_tlbie(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5445fcf5ef2aSThomas Huth } 5446fcf5ef2aSThomas Huth t1 = tcg_temp_new_i32(); 5447fcf5ef2aSThomas Huth tcg_gen_ld_i32(t1, cpu_env, offsetof(CPUPPCState, tlb_need_flush)); 5448fcf5ef2aSThomas Huth tcg_gen_ori_i32(t1, t1, TLB_NEED_GLOBAL_FLUSH); 5449fcf5ef2aSThomas Huth tcg_gen_st_i32(t1, cpu_env, offsetof(CPUPPCState, tlb_need_flush)); 5450fcf5ef2aSThomas Huth tcg_temp_free_i32(t1); 5451fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5452fcf5ef2aSThomas Huth } 5453fcf5ef2aSThomas Huth 5454fcf5ef2aSThomas Huth /* tlbsync */ 5455fcf5ef2aSThomas Huth static void gen_tlbsync(DisasContext *ctx) 5456fcf5ef2aSThomas Huth { 5457fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5458fcf5ef2aSThomas Huth GEN_PRIV; 5459fcf5ef2aSThomas Huth #else 546091c60f12SCédric Le Goater 546191c60f12SCédric Le Goater if (ctx->gtse) { 546291c60f12SCédric Le Goater CHK_SV; /* If gtse is set then tlbsync is supervisor privileged */ 546391c60f12SCédric Le Goater } else { 546491c60f12SCédric Le Goater CHK_HV; /* Else hypervisor privileged */ 546591c60f12SCédric Le Goater } 5466fcf5ef2aSThomas Huth 5467fcf5ef2aSThomas Huth /* BookS does both ptesync and tlbsync make tlbsync a nop for server */ 5468fcf5ef2aSThomas Huth if (ctx->insns_flags & PPC_BOOKE) { 5469fcf5ef2aSThomas Huth gen_check_tlb_flush(ctx, true); 5470fcf5ef2aSThomas Huth } 5471fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5472fcf5ef2aSThomas Huth } 5473fcf5ef2aSThomas Huth 5474fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 5475fcf5ef2aSThomas Huth /* slbia */ 5476fcf5ef2aSThomas Huth static void gen_slbia(DisasContext *ctx) 5477fcf5ef2aSThomas Huth { 5478fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5479fcf5ef2aSThomas Huth GEN_PRIV; 5480fcf5ef2aSThomas Huth #else 54810418bf78SNicholas Piggin uint32_t ih = (ctx->opcode >> 21) & 0x7; 54820418bf78SNicholas Piggin TCGv_i32 t0 = tcg_const_i32(ih); 54830418bf78SNicholas Piggin 5484fcf5ef2aSThomas Huth CHK_SV; 5485fcf5ef2aSThomas Huth 54860418bf78SNicholas Piggin gen_helper_slbia(cpu_env, t0); 54873119154dSPhilippe Mathieu-Daudé tcg_temp_free_i32(t0); 5488fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5489fcf5ef2aSThomas Huth } 5490fcf5ef2aSThomas Huth 5491fcf5ef2aSThomas Huth /* slbie */ 5492fcf5ef2aSThomas Huth static void gen_slbie(DisasContext *ctx) 5493fcf5ef2aSThomas Huth { 5494fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5495fcf5ef2aSThomas Huth GEN_PRIV; 5496fcf5ef2aSThomas Huth #else 5497fcf5ef2aSThomas Huth CHK_SV; 5498fcf5ef2aSThomas Huth 5499fcf5ef2aSThomas Huth gen_helper_slbie(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5500fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5501fcf5ef2aSThomas Huth } 5502a63f1dfcSNikunj A Dadhania 5503a63f1dfcSNikunj A Dadhania /* slbieg */ 5504a63f1dfcSNikunj A Dadhania static void gen_slbieg(DisasContext *ctx) 5505a63f1dfcSNikunj A Dadhania { 5506a63f1dfcSNikunj A Dadhania #if defined(CONFIG_USER_ONLY) 5507a63f1dfcSNikunj A Dadhania GEN_PRIV; 5508a63f1dfcSNikunj A Dadhania #else 5509a63f1dfcSNikunj A Dadhania CHK_SV; 5510a63f1dfcSNikunj A Dadhania 5511a63f1dfcSNikunj A Dadhania gen_helper_slbieg(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5512a63f1dfcSNikunj A Dadhania #endif /* defined(CONFIG_USER_ONLY) */ 5513a63f1dfcSNikunj A Dadhania } 5514a63f1dfcSNikunj A Dadhania 551562d897caSNikunj A Dadhania /* slbsync */ 551662d897caSNikunj A Dadhania static void gen_slbsync(DisasContext *ctx) 551762d897caSNikunj A Dadhania { 551862d897caSNikunj A Dadhania #if defined(CONFIG_USER_ONLY) 551962d897caSNikunj A Dadhania GEN_PRIV; 552062d897caSNikunj A Dadhania #else 552162d897caSNikunj A Dadhania CHK_SV; 552262d897caSNikunj A Dadhania gen_check_tlb_flush(ctx, true); 552362d897caSNikunj A Dadhania #endif /* defined(CONFIG_USER_ONLY) */ 552462d897caSNikunj A Dadhania } 552562d897caSNikunj A Dadhania 5526fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 5527fcf5ef2aSThomas Huth 5528fcf5ef2aSThomas Huth /*** External control ***/ 5529fcf5ef2aSThomas Huth /* Optional: */ 5530fcf5ef2aSThomas Huth 5531fcf5ef2aSThomas Huth /* eciwx */ 5532fcf5ef2aSThomas Huth static void gen_eciwx(DisasContext *ctx) 5533fcf5ef2aSThomas Huth { 5534fcf5ef2aSThomas Huth TCGv t0; 5535fcf5ef2aSThomas Huth /* Should check EAR[E] ! */ 5536fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_EXT); 5537fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5538fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 5539c674a983SRichard Henderson tcg_gen_qemu_ld_tl(cpu_gpr[rD(ctx->opcode)], t0, ctx->mem_idx, 5540c674a983SRichard Henderson DEF_MEMOP(MO_UL | MO_ALIGN)); 5541fcf5ef2aSThomas Huth tcg_temp_free(t0); 5542fcf5ef2aSThomas Huth } 5543fcf5ef2aSThomas Huth 5544fcf5ef2aSThomas Huth /* ecowx */ 5545fcf5ef2aSThomas Huth static void gen_ecowx(DisasContext *ctx) 5546fcf5ef2aSThomas Huth { 5547fcf5ef2aSThomas Huth TCGv t0; 5548fcf5ef2aSThomas Huth /* Should check EAR[E] ! */ 5549fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_EXT); 5550fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5551fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 5552c674a983SRichard Henderson tcg_gen_qemu_st_tl(cpu_gpr[rD(ctx->opcode)], t0, ctx->mem_idx, 5553c674a983SRichard Henderson DEF_MEMOP(MO_UL | MO_ALIGN)); 5554fcf5ef2aSThomas Huth tcg_temp_free(t0); 5555fcf5ef2aSThomas Huth } 5556fcf5ef2aSThomas Huth 5557fcf5ef2aSThomas Huth /* 602 - 603 - G2 TLB management */ 5558fcf5ef2aSThomas Huth 5559fcf5ef2aSThomas Huth /* tlbld */ 5560fcf5ef2aSThomas Huth static void gen_tlbld_6xx(DisasContext *ctx) 5561fcf5ef2aSThomas Huth { 5562fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5563fcf5ef2aSThomas Huth GEN_PRIV; 5564fcf5ef2aSThomas Huth #else 5565fcf5ef2aSThomas Huth CHK_SV; 5566fcf5ef2aSThomas Huth gen_helper_6xx_tlbd(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5567fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5568fcf5ef2aSThomas Huth } 5569fcf5ef2aSThomas Huth 5570fcf5ef2aSThomas Huth /* tlbli */ 5571fcf5ef2aSThomas Huth static void gen_tlbli_6xx(DisasContext *ctx) 5572fcf5ef2aSThomas Huth { 5573fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5574fcf5ef2aSThomas Huth GEN_PRIV; 5575fcf5ef2aSThomas Huth #else 5576fcf5ef2aSThomas Huth CHK_SV; 5577fcf5ef2aSThomas Huth gen_helper_6xx_tlbi(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5578fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5579fcf5ef2aSThomas Huth } 5580fcf5ef2aSThomas Huth 5581fcf5ef2aSThomas Huth /* BookE specific instructions */ 5582fcf5ef2aSThomas Huth 5583fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5584fcf5ef2aSThomas Huth static void gen_mfapidi(DisasContext *ctx) 5585fcf5ef2aSThomas Huth { 5586fcf5ef2aSThomas Huth /* XXX: TODO */ 5587fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 5588fcf5ef2aSThomas Huth } 5589fcf5ef2aSThomas Huth 5590fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5591fcf5ef2aSThomas Huth static void gen_tlbiva(DisasContext *ctx) 5592fcf5ef2aSThomas Huth { 5593fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5594fcf5ef2aSThomas Huth GEN_PRIV; 5595fcf5ef2aSThomas Huth #else 5596fcf5ef2aSThomas Huth TCGv t0; 5597fcf5ef2aSThomas Huth 5598fcf5ef2aSThomas Huth CHK_SV; 5599fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 5600fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 5601fcf5ef2aSThomas Huth gen_helper_tlbiva(cpu_env, cpu_gpr[rB(ctx->opcode)]); 5602fcf5ef2aSThomas Huth tcg_temp_free(t0); 5603fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5604fcf5ef2aSThomas Huth } 5605fcf5ef2aSThomas Huth 5606fcf5ef2aSThomas Huth /* All 405 MAC instructions are translated here */ 5607fcf5ef2aSThomas Huth static inline void gen_405_mulladd_insn(DisasContext *ctx, int opc2, int opc3, 5608fcf5ef2aSThomas Huth int ra, int rb, int rt, int Rc) 5609fcf5ef2aSThomas Huth { 5610fcf5ef2aSThomas Huth TCGv t0, t1; 5611fcf5ef2aSThomas Huth 5612fcf5ef2aSThomas Huth t0 = tcg_temp_local_new(); 5613fcf5ef2aSThomas Huth t1 = tcg_temp_local_new(); 5614fcf5ef2aSThomas Huth 5615fcf5ef2aSThomas Huth switch (opc3 & 0x0D) { 5616fcf5ef2aSThomas Huth case 0x05: 5617fcf5ef2aSThomas Huth /* macchw - macchw. - macchwo - macchwo. */ 5618fcf5ef2aSThomas Huth /* macchws - macchws. - macchwso - macchwso. */ 5619fcf5ef2aSThomas Huth /* nmacchw - nmacchw. - nmacchwo - nmacchwo. */ 5620fcf5ef2aSThomas Huth /* nmacchws - nmacchws. - nmacchwso - nmacchwso. */ 5621fcf5ef2aSThomas Huth /* mulchw - mulchw. */ 5622fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t0, cpu_gpr[ra]); 5623fcf5ef2aSThomas Huth tcg_gen_sari_tl(t1, cpu_gpr[rb], 16); 5624fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t1, t1); 5625fcf5ef2aSThomas Huth break; 5626fcf5ef2aSThomas Huth case 0x04: 5627fcf5ef2aSThomas Huth /* macchwu - macchwu. - macchwuo - macchwuo. */ 5628fcf5ef2aSThomas Huth /* macchwsu - macchwsu. - macchwsuo - macchwsuo. */ 5629fcf5ef2aSThomas Huth /* mulchwu - mulchwu. */ 5630fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t0, cpu_gpr[ra]); 5631fcf5ef2aSThomas Huth tcg_gen_shri_tl(t1, cpu_gpr[rb], 16); 5632fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t1, t1); 5633fcf5ef2aSThomas Huth break; 5634fcf5ef2aSThomas Huth case 0x01: 5635fcf5ef2aSThomas Huth /* machhw - machhw. - machhwo - machhwo. */ 5636fcf5ef2aSThomas Huth /* machhws - machhws. - machhwso - machhwso. */ 5637fcf5ef2aSThomas Huth /* nmachhw - nmachhw. - nmachhwo - nmachhwo. */ 5638fcf5ef2aSThomas Huth /* nmachhws - nmachhws. - nmachhwso - nmachhwso. */ 5639fcf5ef2aSThomas Huth /* mulhhw - mulhhw. */ 5640fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, cpu_gpr[ra], 16); 5641fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t0, t0); 5642fcf5ef2aSThomas Huth tcg_gen_sari_tl(t1, cpu_gpr[rb], 16); 5643fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t1, t1); 5644fcf5ef2aSThomas Huth break; 5645fcf5ef2aSThomas Huth case 0x00: 5646fcf5ef2aSThomas Huth /* machhwu - machhwu. - machhwuo - machhwuo. */ 5647fcf5ef2aSThomas Huth /* machhwsu - machhwsu. - machhwsuo - machhwsuo. */ 5648fcf5ef2aSThomas Huth /* mulhhwu - mulhhwu. */ 5649fcf5ef2aSThomas Huth tcg_gen_shri_tl(t0, cpu_gpr[ra], 16); 5650fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t0, t0); 5651fcf5ef2aSThomas Huth tcg_gen_shri_tl(t1, cpu_gpr[rb], 16); 5652fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t1, t1); 5653fcf5ef2aSThomas Huth break; 5654fcf5ef2aSThomas Huth case 0x0D: 5655fcf5ef2aSThomas Huth /* maclhw - maclhw. - maclhwo - maclhwo. */ 5656fcf5ef2aSThomas Huth /* maclhws - maclhws. - maclhwso - maclhwso. */ 5657fcf5ef2aSThomas Huth /* nmaclhw - nmaclhw. - nmaclhwo - nmaclhwo. */ 5658fcf5ef2aSThomas Huth /* nmaclhws - nmaclhws. - nmaclhwso - nmaclhwso. */ 5659fcf5ef2aSThomas Huth /* mullhw - mullhw. */ 5660fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t0, cpu_gpr[ra]); 5661fcf5ef2aSThomas Huth tcg_gen_ext16s_tl(t1, cpu_gpr[rb]); 5662fcf5ef2aSThomas Huth break; 5663fcf5ef2aSThomas Huth case 0x0C: 5664fcf5ef2aSThomas Huth /* maclhwu - maclhwu. - maclhwuo - maclhwuo. */ 5665fcf5ef2aSThomas Huth /* maclhwsu - maclhwsu. - maclhwsuo - maclhwsuo. */ 5666fcf5ef2aSThomas Huth /* mullhwu - mullhwu. */ 5667fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t0, cpu_gpr[ra]); 5668fcf5ef2aSThomas Huth tcg_gen_ext16u_tl(t1, cpu_gpr[rb]); 5669fcf5ef2aSThomas Huth break; 5670fcf5ef2aSThomas Huth } 5671fcf5ef2aSThomas Huth if (opc2 & 0x04) { 5672fcf5ef2aSThomas Huth /* (n)multiply-and-accumulate (0x0C / 0x0E) */ 5673fcf5ef2aSThomas Huth tcg_gen_mul_tl(t1, t0, t1); 5674fcf5ef2aSThomas Huth if (opc2 & 0x02) { 5675fcf5ef2aSThomas Huth /* nmultiply-and-accumulate (0x0E) */ 5676fcf5ef2aSThomas Huth tcg_gen_sub_tl(t0, cpu_gpr[rt], t1); 5677fcf5ef2aSThomas Huth } else { 5678fcf5ef2aSThomas Huth /* multiply-and-accumulate (0x0C) */ 5679fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, cpu_gpr[rt], t1); 5680fcf5ef2aSThomas Huth } 5681fcf5ef2aSThomas Huth 5682fcf5ef2aSThomas Huth if (opc3 & 0x12) { 5683fcf5ef2aSThomas Huth /* Check overflow and/or saturate */ 5684fcf5ef2aSThomas Huth TCGLabel *l1 = gen_new_label(); 5685fcf5ef2aSThomas Huth 5686fcf5ef2aSThomas Huth if (opc3 & 0x10) { 5687fcf5ef2aSThomas Huth /* Start with XER OV disabled, the most likely case */ 5688fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ov, 0); 5689fcf5ef2aSThomas Huth } 5690fcf5ef2aSThomas Huth if (opc3 & 0x01) { 5691fcf5ef2aSThomas Huth /* Signed */ 5692fcf5ef2aSThomas Huth tcg_gen_xor_tl(t1, cpu_gpr[rt], t1); 5693fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_GE, t1, 0, l1); 5694fcf5ef2aSThomas Huth tcg_gen_xor_tl(t1, cpu_gpr[rt], t0); 5695fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_LT, t1, 0, l1); 5696fcf5ef2aSThomas Huth if (opc3 & 0x02) { 5697fcf5ef2aSThomas Huth /* Saturate */ 5698fcf5ef2aSThomas Huth tcg_gen_sari_tl(t0, cpu_gpr[rt], 31); 5699fcf5ef2aSThomas Huth tcg_gen_xori_tl(t0, t0, 0x7fffffff); 5700fcf5ef2aSThomas Huth } 5701fcf5ef2aSThomas Huth } else { 5702fcf5ef2aSThomas Huth /* Unsigned */ 5703fcf5ef2aSThomas Huth tcg_gen_brcond_tl(TCG_COND_GEU, t0, t1, l1); 5704fcf5ef2aSThomas Huth if (opc3 & 0x02) { 5705fcf5ef2aSThomas Huth /* Saturate */ 5706fcf5ef2aSThomas Huth tcg_gen_movi_tl(t0, UINT32_MAX); 5707fcf5ef2aSThomas Huth } 5708fcf5ef2aSThomas Huth } 5709fcf5ef2aSThomas Huth if (opc3 & 0x10) { 5710fcf5ef2aSThomas Huth /* Check overflow */ 5711fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_ov, 1); 5712fcf5ef2aSThomas Huth tcg_gen_movi_tl(cpu_so, 1); 5713fcf5ef2aSThomas Huth } 5714fcf5ef2aSThomas Huth gen_set_label(l1); 5715fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_gpr[rt], t0); 5716fcf5ef2aSThomas Huth } 5717fcf5ef2aSThomas Huth } else { 5718fcf5ef2aSThomas Huth tcg_gen_mul_tl(cpu_gpr[rt], t0, t1); 5719fcf5ef2aSThomas Huth } 5720fcf5ef2aSThomas Huth tcg_temp_free(t0); 5721fcf5ef2aSThomas Huth tcg_temp_free(t1); 5722fcf5ef2aSThomas Huth if (unlikely(Rc) != 0) { 5723fcf5ef2aSThomas Huth /* Update Rc0 */ 5724fcf5ef2aSThomas Huth gen_set_Rc0(ctx, cpu_gpr[rt]); 5725fcf5ef2aSThomas Huth } 5726fcf5ef2aSThomas Huth } 5727fcf5ef2aSThomas Huth 5728fcf5ef2aSThomas Huth #define GEN_MAC_HANDLER(name, opc2, opc3) \ 5729fcf5ef2aSThomas Huth static void glue(gen_, name)(DisasContext *ctx) \ 5730fcf5ef2aSThomas Huth { \ 5731fcf5ef2aSThomas Huth gen_405_mulladd_insn(ctx, opc2, opc3, rA(ctx->opcode), rB(ctx->opcode), \ 5732fcf5ef2aSThomas Huth rD(ctx->opcode), Rc(ctx->opcode)); \ 5733fcf5ef2aSThomas Huth } 5734fcf5ef2aSThomas Huth 5735fcf5ef2aSThomas Huth /* macchw - macchw. */ 5736fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchw, 0x0C, 0x05); 5737fcf5ef2aSThomas Huth /* macchwo - macchwo. */ 5738fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwo, 0x0C, 0x15); 5739fcf5ef2aSThomas Huth /* macchws - macchws. */ 5740fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchws, 0x0C, 0x07); 5741fcf5ef2aSThomas Huth /* macchwso - macchwso. */ 5742fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwso, 0x0C, 0x17); 5743fcf5ef2aSThomas Huth /* macchwsu - macchwsu. */ 5744fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwsu, 0x0C, 0x06); 5745fcf5ef2aSThomas Huth /* macchwsuo - macchwsuo. */ 5746fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwsuo, 0x0C, 0x16); 5747fcf5ef2aSThomas Huth /* macchwu - macchwu. */ 5748fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwu, 0x0C, 0x04); 5749fcf5ef2aSThomas Huth /* macchwuo - macchwuo. */ 5750fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwuo, 0x0C, 0x14); 5751fcf5ef2aSThomas Huth /* machhw - machhw. */ 5752fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhw, 0x0C, 0x01); 5753fcf5ef2aSThomas Huth /* machhwo - machhwo. */ 5754fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwo, 0x0C, 0x11); 5755fcf5ef2aSThomas Huth /* machhws - machhws. */ 5756fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhws, 0x0C, 0x03); 5757fcf5ef2aSThomas Huth /* machhwso - machhwso. */ 5758fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwso, 0x0C, 0x13); 5759fcf5ef2aSThomas Huth /* machhwsu - machhwsu. */ 5760fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwsu, 0x0C, 0x02); 5761fcf5ef2aSThomas Huth /* machhwsuo - machhwsuo. */ 5762fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwsuo, 0x0C, 0x12); 5763fcf5ef2aSThomas Huth /* machhwu - machhwu. */ 5764fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwu, 0x0C, 0x00); 5765fcf5ef2aSThomas Huth /* machhwuo - machhwuo. */ 5766fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwuo, 0x0C, 0x10); 5767fcf5ef2aSThomas Huth /* maclhw - maclhw. */ 5768fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhw, 0x0C, 0x0D); 5769fcf5ef2aSThomas Huth /* maclhwo - maclhwo. */ 5770fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwo, 0x0C, 0x1D); 5771fcf5ef2aSThomas Huth /* maclhws - maclhws. */ 5772fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhws, 0x0C, 0x0F); 5773fcf5ef2aSThomas Huth /* maclhwso - maclhwso. */ 5774fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwso, 0x0C, 0x1F); 5775fcf5ef2aSThomas Huth /* maclhwu - maclhwu. */ 5776fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwu, 0x0C, 0x0C); 5777fcf5ef2aSThomas Huth /* maclhwuo - maclhwuo. */ 5778fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwuo, 0x0C, 0x1C); 5779fcf5ef2aSThomas Huth /* maclhwsu - maclhwsu. */ 5780fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwsu, 0x0C, 0x0E); 5781fcf5ef2aSThomas Huth /* maclhwsuo - maclhwsuo. */ 5782fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwsuo, 0x0C, 0x1E); 5783fcf5ef2aSThomas Huth /* nmacchw - nmacchw. */ 5784fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchw, 0x0E, 0x05); 5785fcf5ef2aSThomas Huth /* nmacchwo - nmacchwo. */ 5786fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchwo, 0x0E, 0x15); 5787fcf5ef2aSThomas Huth /* nmacchws - nmacchws. */ 5788fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchws, 0x0E, 0x07); 5789fcf5ef2aSThomas Huth /* nmacchwso - nmacchwso. */ 5790fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchwso, 0x0E, 0x17); 5791fcf5ef2aSThomas Huth /* nmachhw - nmachhw. */ 5792fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhw, 0x0E, 0x01); 5793fcf5ef2aSThomas Huth /* nmachhwo - nmachhwo. */ 5794fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhwo, 0x0E, 0x11); 5795fcf5ef2aSThomas Huth /* nmachhws - nmachhws. */ 5796fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhws, 0x0E, 0x03); 5797fcf5ef2aSThomas Huth /* nmachhwso - nmachhwso. */ 5798fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhwso, 0x0E, 0x13); 5799fcf5ef2aSThomas Huth /* nmaclhw - nmaclhw. */ 5800fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhw, 0x0E, 0x0D); 5801fcf5ef2aSThomas Huth /* nmaclhwo - nmaclhwo. */ 5802fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhwo, 0x0E, 0x1D); 5803fcf5ef2aSThomas Huth /* nmaclhws - nmaclhws. */ 5804fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhws, 0x0E, 0x0F); 5805fcf5ef2aSThomas Huth /* nmaclhwso - nmaclhwso. */ 5806fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhwso, 0x0E, 0x1F); 5807fcf5ef2aSThomas Huth 5808fcf5ef2aSThomas Huth /* mulchw - mulchw. */ 5809fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulchw, 0x08, 0x05); 5810fcf5ef2aSThomas Huth /* mulchwu - mulchwu. */ 5811fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulchwu, 0x08, 0x04); 5812fcf5ef2aSThomas Huth /* mulhhw - mulhhw. */ 5813fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulhhw, 0x08, 0x01); 5814fcf5ef2aSThomas Huth /* mulhhwu - mulhhwu. */ 5815fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulhhwu, 0x08, 0x00); 5816fcf5ef2aSThomas Huth /* mullhw - mullhw. */ 5817fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mullhw, 0x08, 0x0D); 5818fcf5ef2aSThomas Huth /* mullhwu - mullhwu. */ 5819fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mullhwu, 0x08, 0x0C); 5820fcf5ef2aSThomas Huth 5821fcf5ef2aSThomas Huth /* mfdcr */ 5822fcf5ef2aSThomas Huth static void gen_mfdcr(DisasContext *ctx) 5823fcf5ef2aSThomas Huth { 5824fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5825fcf5ef2aSThomas Huth GEN_PRIV; 5826fcf5ef2aSThomas Huth #else 5827fcf5ef2aSThomas Huth TCGv dcrn; 5828fcf5ef2aSThomas Huth 5829fcf5ef2aSThomas Huth CHK_SV; 5830fcf5ef2aSThomas Huth dcrn = tcg_const_tl(SPR(ctx->opcode)); 5831fcf5ef2aSThomas Huth gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env, dcrn); 5832fcf5ef2aSThomas Huth tcg_temp_free(dcrn); 5833fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5834fcf5ef2aSThomas Huth } 5835fcf5ef2aSThomas Huth 5836fcf5ef2aSThomas Huth /* mtdcr */ 5837fcf5ef2aSThomas Huth static void gen_mtdcr(DisasContext *ctx) 5838fcf5ef2aSThomas Huth { 5839fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5840fcf5ef2aSThomas Huth GEN_PRIV; 5841fcf5ef2aSThomas Huth #else 5842fcf5ef2aSThomas Huth TCGv dcrn; 5843fcf5ef2aSThomas Huth 5844fcf5ef2aSThomas Huth CHK_SV; 5845fcf5ef2aSThomas Huth dcrn = tcg_const_tl(SPR(ctx->opcode)); 5846fcf5ef2aSThomas Huth gen_helper_store_dcr(cpu_env, dcrn, cpu_gpr[rS(ctx->opcode)]); 5847fcf5ef2aSThomas Huth tcg_temp_free(dcrn); 5848fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5849fcf5ef2aSThomas Huth } 5850fcf5ef2aSThomas Huth 5851fcf5ef2aSThomas Huth /* mfdcrx */ 5852fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5853fcf5ef2aSThomas Huth static void gen_mfdcrx(DisasContext *ctx) 5854fcf5ef2aSThomas Huth { 5855fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5856fcf5ef2aSThomas Huth GEN_PRIV; 5857fcf5ef2aSThomas Huth #else 5858fcf5ef2aSThomas Huth CHK_SV; 5859fcf5ef2aSThomas Huth gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env, 5860fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)]); 5861fcf5ef2aSThomas Huth /* Note: Rc update flag set leads to undefined state of Rc0 */ 5862fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5863fcf5ef2aSThomas Huth } 5864fcf5ef2aSThomas Huth 5865fcf5ef2aSThomas Huth /* mtdcrx */ 5866fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5867fcf5ef2aSThomas Huth static void gen_mtdcrx(DisasContext *ctx) 5868fcf5ef2aSThomas Huth { 5869fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5870fcf5ef2aSThomas Huth GEN_PRIV; 5871fcf5ef2aSThomas Huth #else 5872fcf5ef2aSThomas Huth CHK_SV; 5873fcf5ef2aSThomas Huth gen_helper_store_dcr(cpu_env, cpu_gpr[rA(ctx->opcode)], 5874fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 5875fcf5ef2aSThomas Huth /* Note: Rc update flag set leads to undefined state of Rc0 */ 5876fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5877fcf5ef2aSThomas Huth } 5878fcf5ef2aSThomas Huth 5879fcf5ef2aSThomas Huth /* mfdcrux (PPC 460) : user-mode access to DCR */ 5880fcf5ef2aSThomas Huth static void gen_mfdcrux(DisasContext *ctx) 5881fcf5ef2aSThomas Huth { 5882fcf5ef2aSThomas Huth gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env, 5883fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)]); 5884fcf5ef2aSThomas Huth /* Note: Rc update flag set leads to undefined state of Rc0 */ 5885fcf5ef2aSThomas Huth } 5886fcf5ef2aSThomas Huth 5887fcf5ef2aSThomas Huth /* mtdcrux (PPC 460) : user-mode access to DCR */ 5888fcf5ef2aSThomas Huth static void gen_mtdcrux(DisasContext *ctx) 5889fcf5ef2aSThomas Huth { 5890fcf5ef2aSThomas Huth gen_helper_store_dcr(cpu_env, cpu_gpr[rA(ctx->opcode)], 5891fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 5892fcf5ef2aSThomas Huth /* Note: Rc update flag set leads to undefined state of Rc0 */ 5893fcf5ef2aSThomas Huth } 5894fcf5ef2aSThomas Huth 5895fcf5ef2aSThomas Huth /* dccci */ 5896fcf5ef2aSThomas Huth static void gen_dccci(DisasContext *ctx) 5897fcf5ef2aSThomas Huth { 5898fcf5ef2aSThomas Huth CHK_SV; 5899fcf5ef2aSThomas Huth /* interpreted as no-op */ 5900fcf5ef2aSThomas Huth } 5901fcf5ef2aSThomas Huth 5902fcf5ef2aSThomas Huth /* dcread */ 5903fcf5ef2aSThomas Huth static void gen_dcread(DisasContext *ctx) 5904fcf5ef2aSThomas Huth { 5905fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5906fcf5ef2aSThomas Huth GEN_PRIV; 5907fcf5ef2aSThomas Huth #else 5908fcf5ef2aSThomas Huth TCGv EA, val; 5909fcf5ef2aSThomas Huth 5910fcf5ef2aSThomas Huth CHK_SV; 5911fcf5ef2aSThomas Huth gen_set_access_type(ctx, ACCESS_CACHE); 5912fcf5ef2aSThomas Huth EA = tcg_temp_new(); 5913fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, EA); 5914fcf5ef2aSThomas Huth val = tcg_temp_new(); 5915fcf5ef2aSThomas Huth gen_qemu_ld32u(ctx, val, EA); 5916fcf5ef2aSThomas Huth tcg_temp_free(val); 5917fcf5ef2aSThomas Huth tcg_gen_mov_tl(cpu_gpr[rD(ctx->opcode)], EA); 5918fcf5ef2aSThomas Huth tcg_temp_free(EA); 5919fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5920fcf5ef2aSThomas Huth } 5921fcf5ef2aSThomas Huth 5922fcf5ef2aSThomas Huth /* icbt */ 5923fcf5ef2aSThomas Huth static void gen_icbt_40x(DisasContext *ctx) 5924fcf5ef2aSThomas Huth { 5925efe843d8SDavid Gibson /* 5926efe843d8SDavid Gibson * interpreted as no-op 5927efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 5928efe843d8SDavid Gibson * does not generate any exception 5929fcf5ef2aSThomas Huth */ 5930fcf5ef2aSThomas Huth } 5931fcf5ef2aSThomas Huth 5932fcf5ef2aSThomas Huth /* iccci */ 5933fcf5ef2aSThomas Huth static void gen_iccci(DisasContext *ctx) 5934fcf5ef2aSThomas Huth { 5935fcf5ef2aSThomas Huth CHK_SV; 5936fcf5ef2aSThomas Huth /* interpreted as no-op */ 5937fcf5ef2aSThomas Huth } 5938fcf5ef2aSThomas Huth 5939fcf5ef2aSThomas Huth /* icread */ 5940fcf5ef2aSThomas Huth static void gen_icread(DisasContext *ctx) 5941fcf5ef2aSThomas Huth { 5942fcf5ef2aSThomas Huth CHK_SV; 5943fcf5ef2aSThomas Huth /* interpreted as no-op */ 5944fcf5ef2aSThomas Huth } 5945fcf5ef2aSThomas Huth 5946fcf5ef2aSThomas Huth /* rfci (supervisor only) */ 5947fcf5ef2aSThomas Huth static void gen_rfci_40x(DisasContext *ctx) 5948fcf5ef2aSThomas Huth { 5949fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5950fcf5ef2aSThomas Huth GEN_PRIV; 5951fcf5ef2aSThomas Huth #else 5952fcf5ef2aSThomas Huth CHK_SV; 5953fcf5ef2aSThomas Huth /* Restore CPU state */ 5954fcf5ef2aSThomas Huth gen_helper_40x_rfci(cpu_env); 595559bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 5956fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5957fcf5ef2aSThomas Huth } 5958fcf5ef2aSThomas Huth 5959fcf5ef2aSThomas Huth static void gen_rfci(DisasContext *ctx) 5960fcf5ef2aSThomas Huth { 5961fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5962fcf5ef2aSThomas Huth GEN_PRIV; 5963fcf5ef2aSThomas Huth #else 5964fcf5ef2aSThomas Huth CHK_SV; 5965fcf5ef2aSThomas Huth /* Restore CPU state */ 5966fcf5ef2aSThomas Huth gen_helper_rfci(cpu_env); 596759bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 5968fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5969fcf5ef2aSThomas Huth } 5970fcf5ef2aSThomas Huth 5971fcf5ef2aSThomas Huth /* BookE specific */ 5972fcf5ef2aSThomas Huth 5973fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5974fcf5ef2aSThomas Huth static void gen_rfdi(DisasContext *ctx) 5975fcf5ef2aSThomas Huth { 5976fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5977fcf5ef2aSThomas Huth GEN_PRIV; 5978fcf5ef2aSThomas Huth #else 5979fcf5ef2aSThomas Huth CHK_SV; 5980fcf5ef2aSThomas Huth /* Restore CPU state */ 5981fcf5ef2aSThomas Huth gen_helper_rfdi(cpu_env); 598259bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 5983fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5984fcf5ef2aSThomas Huth } 5985fcf5ef2aSThomas Huth 5986fcf5ef2aSThomas Huth /* XXX: not implemented on 440 ? */ 5987fcf5ef2aSThomas Huth static void gen_rfmci(DisasContext *ctx) 5988fcf5ef2aSThomas Huth { 5989fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 5990fcf5ef2aSThomas Huth GEN_PRIV; 5991fcf5ef2aSThomas Huth #else 5992fcf5ef2aSThomas Huth CHK_SV; 5993fcf5ef2aSThomas Huth /* Restore CPU state */ 5994fcf5ef2aSThomas Huth gen_helper_rfmci(cpu_env); 599559bf23faSRichard Henderson ctx->base.is_jmp = DISAS_EXIT; 5996fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 5997fcf5ef2aSThomas Huth } 5998fcf5ef2aSThomas Huth 5999fcf5ef2aSThomas Huth /* TLB management - PowerPC 405 implementation */ 6000fcf5ef2aSThomas Huth 6001fcf5ef2aSThomas Huth /* tlbre */ 6002fcf5ef2aSThomas Huth static void gen_tlbre_40x(DisasContext *ctx) 6003fcf5ef2aSThomas Huth { 6004fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6005fcf5ef2aSThomas Huth GEN_PRIV; 6006fcf5ef2aSThomas Huth #else 6007fcf5ef2aSThomas Huth CHK_SV; 6008fcf5ef2aSThomas Huth switch (rB(ctx->opcode)) { 6009fcf5ef2aSThomas Huth case 0: 6010fcf5ef2aSThomas Huth gen_helper_4xx_tlbre_hi(cpu_gpr[rD(ctx->opcode)], cpu_env, 6011fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)]); 6012fcf5ef2aSThomas Huth break; 6013fcf5ef2aSThomas Huth case 1: 6014fcf5ef2aSThomas Huth gen_helper_4xx_tlbre_lo(cpu_gpr[rD(ctx->opcode)], cpu_env, 6015fcf5ef2aSThomas Huth cpu_gpr[rA(ctx->opcode)]); 6016fcf5ef2aSThomas Huth break; 6017fcf5ef2aSThomas Huth default: 6018fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 6019fcf5ef2aSThomas Huth break; 6020fcf5ef2aSThomas Huth } 6021fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6022fcf5ef2aSThomas Huth } 6023fcf5ef2aSThomas Huth 6024fcf5ef2aSThomas Huth /* tlbsx - tlbsx. */ 6025fcf5ef2aSThomas Huth static void gen_tlbsx_40x(DisasContext *ctx) 6026fcf5ef2aSThomas Huth { 6027fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6028fcf5ef2aSThomas Huth GEN_PRIV; 6029fcf5ef2aSThomas Huth #else 6030fcf5ef2aSThomas Huth TCGv t0; 6031fcf5ef2aSThomas Huth 6032fcf5ef2aSThomas Huth CHK_SV; 6033fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6034fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 6035fcf5ef2aSThomas Huth gen_helper_4xx_tlbsx(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 6036fcf5ef2aSThomas Huth tcg_temp_free(t0); 6037fcf5ef2aSThomas Huth if (Rc(ctx->opcode)) { 6038fcf5ef2aSThomas Huth TCGLabel *l1 = gen_new_label(); 6039fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 6040fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[rD(ctx->opcode)], -1, l1); 6041fcf5ef2aSThomas Huth tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 0x02); 6042fcf5ef2aSThomas Huth gen_set_label(l1); 6043fcf5ef2aSThomas Huth } 6044fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6045fcf5ef2aSThomas Huth } 6046fcf5ef2aSThomas Huth 6047fcf5ef2aSThomas Huth /* tlbwe */ 6048fcf5ef2aSThomas Huth static void gen_tlbwe_40x(DisasContext *ctx) 6049fcf5ef2aSThomas Huth { 6050fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6051fcf5ef2aSThomas Huth GEN_PRIV; 6052fcf5ef2aSThomas Huth #else 6053fcf5ef2aSThomas Huth CHK_SV; 6054fcf5ef2aSThomas Huth 6055fcf5ef2aSThomas Huth switch (rB(ctx->opcode)) { 6056fcf5ef2aSThomas Huth case 0: 6057fcf5ef2aSThomas Huth gen_helper_4xx_tlbwe_hi(cpu_env, cpu_gpr[rA(ctx->opcode)], 6058fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 6059fcf5ef2aSThomas Huth break; 6060fcf5ef2aSThomas Huth case 1: 6061fcf5ef2aSThomas Huth gen_helper_4xx_tlbwe_lo(cpu_env, cpu_gpr[rA(ctx->opcode)], 6062fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 6063fcf5ef2aSThomas Huth break; 6064fcf5ef2aSThomas Huth default: 6065fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 6066fcf5ef2aSThomas Huth break; 6067fcf5ef2aSThomas Huth } 6068fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6069fcf5ef2aSThomas Huth } 6070fcf5ef2aSThomas Huth 6071fcf5ef2aSThomas Huth /* TLB management - PowerPC 440 implementation */ 6072fcf5ef2aSThomas Huth 6073fcf5ef2aSThomas Huth /* tlbre */ 6074fcf5ef2aSThomas Huth static void gen_tlbre_440(DisasContext *ctx) 6075fcf5ef2aSThomas Huth { 6076fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6077fcf5ef2aSThomas Huth GEN_PRIV; 6078fcf5ef2aSThomas Huth #else 6079fcf5ef2aSThomas Huth CHK_SV; 6080fcf5ef2aSThomas Huth 6081fcf5ef2aSThomas Huth switch (rB(ctx->opcode)) { 6082fcf5ef2aSThomas Huth case 0: 6083fcf5ef2aSThomas Huth case 1: 6084fcf5ef2aSThomas Huth case 2: 6085fcf5ef2aSThomas Huth { 6086fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(rB(ctx->opcode)); 6087fcf5ef2aSThomas Huth gen_helper_440_tlbre(cpu_gpr[rD(ctx->opcode)], cpu_env, 6088fcf5ef2aSThomas Huth t0, cpu_gpr[rA(ctx->opcode)]); 6089fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 6090fcf5ef2aSThomas Huth } 6091fcf5ef2aSThomas Huth break; 6092fcf5ef2aSThomas Huth default: 6093fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 6094fcf5ef2aSThomas Huth break; 6095fcf5ef2aSThomas Huth } 6096fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6097fcf5ef2aSThomas Huth } 6098fcf5ef2aSThomas Huth 6099fcf5ef2aSThomas Huth /* tlbsx - tlbsx. */ 6100fcf5ef2aSThomas Huth static void gen_tlbsx_440(DisasContext *ctx) 6101fcf5ef2aSThomas Huth { 6102fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6103fcf5ef2aSThomas Huth GEN_PRIV; 6104fcf5ef2aSThomas Huth #else 6105fcf5ef2aSThomas Huth TCGv t0; 6106fcf5ef2aSThomas Huth 6107fcf5ef2aSThomas Huth CHK_SV; 6108fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6109fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 6110fcf5ef2aSThomas Huth gen_helper_440_tlbsx(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); 6111fcf5ef2aSThomas Huth tcg_temp_free(t0); 6112fcf5ef2aSThomas Huth if (Rc(ctx->opcode)) { 6113fcf5ef2aSThomas Huth TCGLabel *l1 = gen_new_label(); 6114fcf5ef2aSThomas Huth tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so); 6115fcf5ef2aSThomas Huth tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_gpr[rD(ctx->opcode)], -1, l1); 6116fcf5ef2aSThomas Huth tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 0x02); 6117fcf5ef2aSThomas Huth gen_set_label(l1); 6118fcf5ef2aSThomas Huth } 6119fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6120fcf5ef2aSThomas Huth } 6121fcf5ef2aSThomas Huth 6122fcf5ef2aSThomas Huth /* tlbwe */ 6123fcf5ef2aSThomas Huth static void gen_tlbwe_440(DisasContext *ctx) 6124fcf5ef2aSThomas Huth { 6125fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6126fcf5ef2aSThomas Huth GEN_PRIV; 6127fcf5ef2aSThomas Huth #else 6128fcf5ef2aSThomas Huth CHK_SV; 6129fcf5ef2aSThomas Huth switch (rB(ctx->opcode)) { 6130fcf5ef2aSThomas Huth case 0: 6131fcf5ef2aSThomas Huth case 1: 6132fcf5ef2aSThomas Huth case 2: 6133fcf5ef2aSThomas Huth { 6134fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(rB(ctx->opcode)); 6135fcf5ef2aSThomas Huth gen_helper_440_tlbwe(cpu_env, t0, cpu_gpr[rA(ctx->opcode)], 6136fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)]); 6137fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 6138fcf5ef2aSThomas Huth } 6139fcf5ef2aSThomas Huth break; 6140fcf5ef2aSThomas Huth default: 6141fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 6142fcf5ef2aSThomas Huth break; 6143fcf5ef2aSThomas Huth } 6144fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6145fcf5ef2aSThomas Huth } 6146fcf5ef2aSThomas Huth 6147fcf5ef2aSThomas Huth /* TLB management - PowerPC BookE 2.06 implementation */ 6148fcf5ef2aSThomas Huth 6149fcf5ef2aSThomas Huth /* tlbre */ 6150fcf5ef2aSThomas Huth static void gen_tlbre_booke206(DisasContext *ctx) 6151fcf5ef2aSThomas Huth { 6152fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6153fcf5ef2aSThomas Huth GEN_PRIV; 6154fcf5ef2aSThomas Huth #else 6155fcf5ef2aSThomas Huth CHK_SV; 6156fcf5ef2aSThomas Huth gen_helper_booke206_tlbre(cpu_env); 6157fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6158fcf5ef2aSThomas Huth } 6159fcf5ef2aSThomas Huth 6160fcf5ef2aSThomas Huth /* tlbsx - tlbsx. */ 6161fcf5ef2aSThomas Huth static void gen_tlbsx_booke206(DisasContext *ctx) 6162fcf5ef2aSThomas Huth { 6163fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6164fcf5ef2aSThomas Huth GEN_PRIV; 6165fcf5ef2aSThomas Huth #else 6166fcf5ef2aSThomas Huth TCGv t0; 6167fcf5ef2aSThomas Huth 6168fcf5ef2aSThomas Huth CHK_SV; 6169fcf5ef2aSThomas Huth if (rA(ctx->opcode)) { 6170fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6171fcf5ef2aSThomas Huth tcg_gen_mov_tl(t0, cpu_gpr[rD(ctx->opcode)]); 6172fcf5ef2aSThomas Huth } else { 6173fcf5ef2aSThomas Huth t0 = tcg_const_tl(0); 6174fcf5ef2aSThomas Huth } 6175fcf5ef2aSThomas Huth 6176fcf5ef2aSThomas Huth tcg_gen_add_tl(t0, t0, cpu_gpr[rB(ctx->opcode)]); 6177fcf5ef2aSThomas Huth gen_helper_booke206_tlbsx(cpu_env, t0); 6178fcf5ef2aSThomas Huth tcg_temp_free(t0); 6179fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6180fcf5ef2aSThomas Huth } 6181fcf5ef2aSThomas Huth 6182fcf5ef2aSThomas Huth /* tlbwe */ 6183fcf5ef2aSThomas Huth static void gen_tlbwe_booke206(DisasContext *ctx) 6184fcf5ef2aSThomas Huth { 6185fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6186fcf5ef2aSThomas Huth GEN_PRIV; 6187fcf5ef2aSThomas Huth #else 6188fcf5ef2aSThomas Huth CHK_SV; 6189fcf5ef2aSThomas Huth gen_helper_booke206_tlbwe(cpu_env); 6190fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6191fcf5ef2aSThomas Huth } 6192fcf5ef2aSThomas Huth 6193fcf5ef2aSThomas Huth static void gen_tlbivax_booke206(DisasContext *ctx) 6194fcf5ef2aSThomas Huth { 6195fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6196fcf5ef2aSThomas Huth GEN_PRIV; 6197fcf5ef2aSThomas Huth #else 6198fcf5ef2aSThomas Huth TCGv t0; 6199fcf5ef2aSThomas Huth 6200fcf5ef2aSThomas Huth CHK_SV; 6201fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6202fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 6203fcf5ef2aSThomas Huth gen_helper_booke206_tlbivax(cpu_env, t0); 6204fcf5ef2aSThomas Huth tcg_temp_free(t0); 6205fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6206fcf5ef2aSThomas Huth } 6207fcf5ef2aSThomas Huth 6208fcf5ef2aSThomas Huth static void gen_tlbilx_booke206(DisasContext *ctx) 6209fcf5ef2aSThomas Huth { 6210fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6211fcf5ef2aSThomas Huth GEN_PRIV; 6212fcf5ef2aSThomas Huth #else 6213fcf5ef2aSThomas Huth TCGv t0; 6214fcf5ef2aSThomas Huth 6215fcf5ef2aSThomas Huth CHK_SV; 6216fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6217fcf5ef2aSThomas Huth gen_addr_reg_index(ctx, t0); 6218fcf5ef2aSThomas Huth 6219fcf5ef2aSThomas Huth switch ((ctx->opcode >> 21) & 0x3) { 6220fcf5ef2aSThomas Huth case 0: 6221fcf5ef2aSThomas Huth gen_helper_booke206_tlbilx0(cpu_env, t0); 6222fcf5ef2aSThomas Huth break; 6223fcf5ef2aSThomas Huth case 1: 6224fcf5ef2aSThomas Huth gen_helper_booke206_tlbilx1(cpu_env, t0); 6225fcf5ef2aSThomas Huth break; 6226fcf5ef2aSThomas Huth case 3: 6227fcf5ef2aSThomas Huth gen_helper_booke206_tlbilx3(cpu_env, t0); 6228fcf5ef2aSThomas Huth break; 6229fcf5ef2aSThomas Huth default: 6230fcf5ef2aSThomas Huth gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 6231fcf5ef2aSThomas Huth break; 6232fcf5ef2aSThomas Huth } 6233fcf5ef2aSThomas Huth 6234fcf5ef2aSThomas Huth tcg_temp_free(t0); 6235fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6236fcf5ef2aSThomas Huth } 6237fcf5ef2aSThomas Huth 6238fcf5ef2aSThomas Huth 6239fcf5ef2aSThomas Huth /* wrtee */ 6240fcf5ef2aSThomas Huth static void gen_wrtee(DisasContext *ctx) 6241fcf5ef2aSThomas Huth { 6242fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6243fcf5ef2aSThomas Huth GEN_PRIV; 6244fcf5ef2aSThomas Huth #else 6245fcf5ef2aSThomas Huth TCGv t0; 6246fcf5ef2aSThomas Huth 6247fcf5ef2aSThomas Huth CHK_SV; 6248fcf5ef2aSThomas Huth t0 = tcg_temp_new(); 6249fcf5ef2aSThomas Huth tcg_gen_andi_tl(t0, cpu_gpr[rD(ctx->opcode)], (1 << MSR_EE)); 6250fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_msr, cpu_msr, ~(1 << MSR_EE)); 6251fcf5ef2aSThomas Huth tcg_gen_or_tl(cpu_msr, cpu_msr, t0); 6252fcf5ef2aSThomas Huth tcg_temp_free(t0); 6253efe843d8SDavid Gibson /* 6254efe843d8SDavid Gibson * Stop translation to have a chance to raise an exception if we 6255efe843d8SDavid Gibson * just set msr_ee to 1 6256fcf5ef2aSThomas Huth */ 6257d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 6258fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6259fcf5ef2aSThomas Huth } 6260fcf5ef2aSThomas Huth 6261fcf5ef2aSThomas Huth /* wrteei */ 6262fcf5ef2aSThomas Huth static void gen_wrteei(DisasContext *ctx) 6263fcf5ef2aSThomas Huth { 6264fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6265fcf5ef2aSThomas Huth GEN_PRIV; 6266fcf5ef2aSThomas Huth #else 6267fcf5ef2aSThomas Huth CHK_SV; 6268fcf5ef2aSThomas Huth if (ctx->opcode & 0x00008000) { 6269fcf5ef2aSThomas Huth tcg_gen_ori_tl(cpu_msr, cpu_msr, (1 << MSR_EE)); 6270fcf5ef2aSThomas Huth /* Stop translation to have a chance to raise an exception */ 6271d736de8fSRichard Henderson ctx->base.is_jmp = DISAS_EXIT_UPDATE; 6272fcf5ef2aSThomas Huth } else { 6273fcf5ef2aSThomas Huth tcg_gen_andi_tl(cpu_msr, cpu_msr, ~(1 << MSR_EE)); 6274fcf5ef2aSThomas Huth } 6275fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6276fcf5ef2aSThomas Huth } 6277fcf5ef2aSThomas Huth 6278fcf5ef2aSThomas Huth /* PowerPC 440 specific instructions */ 6279fcf5ef2aSThomas Huth 6280fcf5ef2aSThomas Huth /* dlmzb */ 6281fcf5ef2aSThomas Huth static void gen_dlmzb(DisasContext *ctx) 6282fcf5ef2aSThomas Huth { 6283fcf5ef2aSThomas Huth TCGv_i32 t0 = tcg_const_i32(Rc(ctx->opcode)); 6284fcf5ef2aSThomas Huth gen_helper_dlmzb(cpu_gpr[rA(ctx->opcode)], cpu_env, 6285fcf5ef2aSThomas Huth cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], t0); 6286fcf5ef2aSThomas Huth tcg_temp_free_i32(t0); 6287fcf5ef2aSThomas Huth } 6288fcf5ef2aSThomas Huth 6289fcf5ef2aSThomas Huth /* mbar replaces eieio on 440 */ 6290fcf5ef2aSThomas Huth static void gen_mbar(DisasContext *ctx) 6291fcf5ef2aSThomas Huth { 6292fcf5ef2aSThomas Huth /* interpreted as no-op */ 6293fcf5ef2aSThomas Huth } 6294fcf5ef2aSThomas Huth 6295fcf5ef2aSThomas Huth /* msync replaces sync on 440 */ 6296fcf5ef2aSThomas Huth static void gen_msync_4xx(DisasContext *ctx) 6297fcf5ef2aSThomas Huth { 629827a3ea7eSBALATON Zoltan /* Only e500 seems to treat reserved bits as invalid */ 629927a3ea7eSBALATON Zoltan if ((ctx->insns_flags2 & PPC2_BOOKE206) && 630027a3ea7eSBALATON Zoltan (ctx->opcode & 0x03FFF801)) { 630127a3ea7eSBALATON Zoltan gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); 630227a3ea7eSBALATON Zoltan } 630327a3ea7eSBALATON Zoltan /* otherwise interpreted as no-op */ 6304fcf5ef2aSThomas Huth } 6305fcf5ef2aSThomas Huth 6306fcf5ef2aSThomas Huth /* icbt */ 6307fcf5ef2aSThomas Huth static void gen_icbt_440(DisasContext *ctx) 6308fcf5ef2aSThomas Huth { 6309efe843d8SDavid Gibson /* 6310efe843d8SDavid Gibson * interpreted as no-op 6311efe843d8SDavid Gibson * XXX: specification say this is treated as a load by the MMU but 6312efe843d8SDavid Gibson * does not generate any exception 6313fcf5ef2aSThomas Huth */ 6314fcf5ef2aSThomas Huth } 6315fcf5ef2aSThomas Huth 6316fcf5ef2aSThomas Huth /* Embedded.Processor Control */ 6317fcf5ef2aSThomas Huth 6318fcf5ef2aSThomas Huth static void gen_msgclr(DisasContext *ctx) 6319fcf5ef2aSThomas Huth { 6320fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6321fcf5ef2aSThomas Huth GEN_PRIV; 6322fcf5ef2aSThomas Huth #else 6323ebca5e6dSCédric Le Goater CHK_HV; 6324d0db7cadSGreg Kurz if (is_book3s_arch2x(ctx)) { 63257af1e7b0SCédric Le Goater gen_helper_book3s_msgclr(cpu_env, cpu_gpr[rB(ctx->opcode)]); 63267af1e7b0SCédric Le Goater } else { 6327fcf5ef2aSThomas Huth gen_helper_msgclr(cpu_env, cpu_gpr[rB(ctx->opcode)]); 63287af1e7b0SCédric Le Goater } 6329fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6330fcf5ef2aSThomas Huth } 6331fcf5ef2aSThomas Huth 6332fcf5ef2aSThomas Huth static void gen_msgsnd(DisasContext *ctx) 6333fcf5ef2aSThomas Huth { 6334fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6335fcf5ef2aSThomas Huth GEN_PRIV; 6336fcf5ef2aSThomas Huth #else 6337ebca5e6dSCédric Le Goater CHK_HV; 6338d0db7cadSGreg Kurz if (is_book3s_arch2x(ctx)) { 63397af1e7b0SCédric Le Goater gen_helper_book3s_msgsnd(cpu_gpr[rB(ctx->opcode)]); 63407af1e7b0SCédric Le Goater } else { 6341fcf5ef2aSThomas Huth gen_helper_msgsnd(cpu_gpr[rB(ctx->opcode)]); 63427af1e7b0SCédric Le Goater } 6343fcf5ef2aSThomas Huth #endif /* defined(CONFIG_USER_ONLY) */ 6344fcf5ef2aSThomas Huth } 6345fcf5ef2aSThomas Huth 63465ba7ba1dSCédric Le Goater #if defined(TARGET_PPC64) 63475ba7ba1dSCédric Le Goater static void gen_msgclrp(DisasContext *ctx) 63485ba7ba1dSCédric Le Goater { 63495ba7ba1dSCédric Le Goater #if defined(CONFIG_USER_ONLY) 63505ba7ba1dSCédric Le Goater GEN_PRIV; 63515ba7ba1dSCédric Le Goater #else 63525ba7ba1dSCédric Le Goater CHK_SV; 63535ba7ba1dSCédric Le Goater gen_helper_book3s_msgclrp(cpu_env, cpu_gpr[rB(ctx->opcode)]); 63545ba7ba1dSCédric Le Goater #endif /* defined(CONFIG_USER_ONLY) */ 63555ba7ba1dSCédric Le Goater } 63565ba7ba1dSCédric Le Goater 63575ba7ba1dSCédric Le Goater static void gen_msgsndp(DisasContext *ctx) 63585ba7ba1dSCédric Le Goater { 63595ba7ba1dSCédric Le Goater #if defined(CONFIG_USER_ONLY) 63605ba7ba1dSCédric Le Goater GEN_PRIV; 63615ba7ba1dSCédric Le Goater #else 63625ba7ba1dSCédric Le Goater CHK_SV; 63635ba7ba1dSCédric Le Goater gen_helper_book3s_msgsndp(cpu_env, cpu_gpr[rB(ctx->opcode)]); 63645ba7ba1dSCédric Le Goater #endif /* defined(CONFIG_USER_ONLY) */ 63655ba7ba1dSCédric Le Goater } 63665ba7ba1dSCédric Le Goater #endif 63675ba7ba1dSCédric Le Goater 63687af1e7b0SCédric Le Goater static void gen_msgsync(DisasContext *ctx) 63697af1e7b0SCédric Le Goater { 63707af1e7b0SCédric Le Goater #if defined(CONFIG_USER_ONLY) 63717af1e7b0SCédric Le Goater GEN_PRIV; 63727af1e7b0SCédric Le Goater #else 63737af1e7b0SCédric Le Goater CHK_HV; 63747af1e7b0SCédric Le Goater #endif /* defined(CONFIG_USER_ONLY) */ 63757af1e7b0SCédric Le Goater /* interpreted as no-op */ 63767af1e7b0SCédric Le Goater } 6377fcf5ef2aSThomas Huth 6378fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6379fcf5ef2aSThomas Huth static void gen_maddld(DisasContext *ctx) 6380fcf5ef2aSThomas Huth { 6381fcf5ef2aSThomas Huth TCGv_i64 t1 = tcg_temp_new_i64(); 6382fcf5ef2aSThomas Huth 6383fcf5ef2aSThomas Huth tcg_gen_mul_i64(t1, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); 6384fcf5ef2aSThomas Huth tcg_gen_add_i64(cpu_gpr[rD(ctx->opcode)], t1, cpu_gpr[rC(ctx->opcode)]); 6385fcf5ef2aSThomas Huth tcg_temp_free_i64(t1); 6386fcf5ef2aSThomas Huth } 6387fcf5ef2aSThomas Huth 6388fcf5ef2aSThomas Huth /* maddhd maddhdu */ 6389fcf5ef2aSThomas Huth static void gen_maddhd_maddhdu(DisasContext *ctx) 6390fcf5ef2aSThomas Huth { 6391fcf5ef2aSThomas Huth TCGv_i64 lo = tcg_temp_new_i64(); 6392fcf5ef2aSThomas Huth TCGv_i64 hi = tcg_temp_new_i64(); 6393fcf5ef2aSThomas Huth TCGv_i64 t1 = tcg_temp_new_i64(); 6394fcf5ef2aSThomas Huth 6395fcf5ef2aSThomas Huth if (Rc(ctx->opcode)) { 6396fcf5ef2aSThomas Huth tcg_gen_mulu2_i64(lo, hi, cpu_gpr[rA(ctx->opcode)], 6397fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 6398fcf5ef2aSThomas Huth tcg_gen_movi_i64(t1, 0); 6399fcf5ef2aSThomas Huth } else { 6400fcf5ef2aSThomas Huth tcg_gen_muls2_i64(lo, hi, cpu_gpr[rA(ctx->opcode)], 6401fcf5ef2aSThomas Huth cpu_gpr[rB(ctx->opcode)]); 6402fcf5ef2aSThomas Huth tcg_gen_sari_i64(t1, cpu_gpr[rC(ctx->opcode)], 63); 6403fcf5ef2aSThomas Huth } 6404fcf5ef2aSThomas Huth tcg_gen_add2_i64(t1, cpu_gpr[rD(ctx->opcode)], lo, hi, 6405fcf5ef2aSThomas Huth cpu_gpr[rC(ctx->opcode)], t1); 6406fcf5ef2aSThomas Huth tcg_temp_free_i64(lo); 6407fcf5ef2aSThomas Huth tcg_temp_free_i64(hi); 6408fcf5ef2aSThomas Huth tcg_temp_free_i64(t1); 6409fcf5ef2aSThomas Huth } 6410fcf5ef2aSThomas Huth #endif /* defined(TARGET_PPC64) */ 6411fcf5ef2aSThomas Huth 6412fcf5ef2aSThomas Huth static void gen_tbegin(DisasContext *ctx) 6413fcf5ef2aSThomas Huth { 6414fcf5ef2aSThomas Huth if (unlikely(!ctx->tm_enabled)) { 6415fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_FU, FSCR_IC_TM); 6416fcf5ef2aSThomas Huth return; 6417fcf5ef2aSThomas Huth } 6418fcf5ef2aSThomas Huth gen_helper_tbegin(cpu_env); 6419fcf5ef2aSThomas Huth } 6420fcf5ef2aSThomas Huth 6421fcf5ef2aSThomas Huth #define GEN_TM_NOOP(name) \ 6422fcf5ef2aSThomas Huth static inline void gen_##name(DisasContext *ctx) \ 6423fcf5ef2aSThomas Huth { \ 6424fcf5ef2aSThomas Huth if (unlikely(!ctx->tm_enabled)) { \ 6425fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_FU, FSCR_IC_TM); \ 6426fcf5ef2aSThomas Huth return; \ 6427fcf5ef2aSThomas Huth } \ 6428efe843d8SDavid Gibson /* \ 6429efe843d8SDavid Gibson * Because tbegin always fails in QEMU, these user \ 6430fcf5ef2aSThomas Huth * space instructions all have a simple implementation: \ 6431fcf5ef2aSThomas Huth * \ 6432fcf5ef2aSThomas Huth * CR[0] = 0b0 || MSR[TS] || 0b0 \ 6433fcf5ef2aSThomas Huth * = 0b0 || 0b00 || 0b0 \ 6434fcf5ef2aSThomas Huth */ \ 6435fcf5ef2aSThomas Huth tcg_gen_movi_i32(cpu_crf[0], 0); \ 6436fcf5ef2aSThomas Huth } 6437fcf5ef2aSThomas Huth 6438fcf5ef2aSThomas Huth GEN_TM_NOOP(tend); 6439fcf5ef2aSThomas Huth GEN_TM_NOOP(tabort); 6440fcf5ef2aSThomas Huth GEN_TM_NOOP(tabortwc); 6441fcf5ef2aSThomas Huth GEN_TM_NOOP(tabortwci); 6442fcf5ef2aSThomas Huth GEN_TM_NOOP(tabortdc); 6443fcf5ef2aSThomas Huth GEN_TM_NOOP(tabortdci); 6444fcf5ef2aSThomas Huth GEN_TM_NOOP(tsr); 6445efe843d8SDavid Gibson 6446b8b4576eSSuraj Jitindar Singh static inline void gen_cp_abort(DisasContext *ctx) 6447b8b4576eSSuraj Jitindar Singh { 6448efe843d8SDavid Gibson /* Do Nothing */ 6449b8b4576eSSuraj Jitindar Singh } 6450fcf5ef2aSThomas Huth 645180b8c1eeSNikunj A Dadhania #define GEN_CP_PASTE_NOOP(name) \ 645280b8c1eeSNikunj A Dadhania static inline void gen_##name(DisasContext *ctx) \ 645380b8c1eeSNikunj A Dadhania { \ 6454efe843d8SDavid Gibson /* \ 6455efe843d8SDavid Gibson * Generate invalid exception until we have an \ 6456efe843d8SDavid Gibson * implementation of the copy paste facility \ 645780b8c1eeSNikunj A Dadhania */ \ 645880b8c1eeSNikunj A Dadhania gen_invalid(ctx); \ 645980b8c1eeSNikunj A Dadhania } 646080b8c1eeSNikunj A Dadhania 646180b8c1eeSNikunj A Dadhania GEN_CP_PASTE_NOOP(copy) 646280b8c1eeSNikunj A Dadhania GEN_CP_PASTE_NOOP(paste) 646380b8c1eeSNikunj A Dadhania 6464fcf5ef2aSThomas Huth static void gen_tcheck(DisasContext *ctx) 6465fcf5ef2aSThomas Huth { 6466fcf5ef2aSThomas Huth if (unlikely(!ctx->tm_enabled)) { 6467fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_FU, FSCR_IC_TM); 6468fcf5ef2aSThomas Huth return; 6469fcf5ef2aSThomas Huth } 6470efe843d8SDavid Gibson /* 6471efe843d8SDavid Gibson * Because tbegin always fails, the tcheck implementation is 6472efe843d8SDavid Gibson * simple: 6473fcf5ef2aSThomas Huth * 6474fcf5ef2aSThomas Huth * CR[CRF] = TDOOMED || MSR[TS] || 0b0 6475fcf5ef2aSThomas Huth * = 0b1 || 0b00 || 0b0 6476fcf5ef2aSThomas Huth */ 6477fcf5ef2aSThomas Huth tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0x8); 6478fcf5ef2aSThomas Huth } 6479fcf5ef2aSThomas Huth 6480fcf5ef2aSThomas Huth #if defined(CONFIG_USER_ONLY) 6481fcf5ef2aSThomas Huth #define GEN_TM_PRIV_NOOP(name) \ 6482fcf5ef2aSThomas Huth static inline void gen_##name(DisasContext *ctx) \ 6483fcf5ef2aSThomas Huth { \ 6484fcf5ef2aSThomas Huth gen_priv_exception(ctx, POWERPC_EXCP_PRIV_OPC); \ 6485fcf5ef2aSThomas Huth } 6486fcf5ef2aSThomas Huth 6487fcf5ef2aSThomas Huth #else 6488fcf5ef2aSThomas Huth 6489fcf5ef2aSThomas Huth #define GEN_TM_PRIV_NOOP(name) \ 6490fcf5ef2aSThomas Huth static inline void gen_##name(DisasContext *ctx) \ 6491fcf5ef2aSThomas Huth { \ 6492fcf5ef2aSThomas Huth CHK_SV; \ 6493fcf5ef2aSThomas Huth if (unlikely(!ctx->tm_enabled)) { \ 6494fcf5ef2aSThomas Huth gen_exception_err(ctx, POWERPC_EXCP_FU, FSCR_IC_TM); \ 6495fcf5ef2aSThomas Huth return; \ 6496fcf5ef2aSThomas Huth } \ 6497efe843d8SDavid Gibson /* \ 6498efe843d8SDavid Gibson * Because tbegin always fails, the implementation is \ 6499fcf5ef2aSThomas Huth * simple: \ 6500fcf5ef2aSThomas Huth * \ 6501fcf5ef2aSThomas Huth * CR[0] = 0b0 || MSR[TS] || 0b0 \ 6502fcf5ef2aSThomas Huth * = 0b0 || 0b00 | 0b0 \ 6503fcf5ef2aSThomas Huth */ \ 6504fcf5ef2aSThomas Huth tcg_gen_movi_i32(cpu_crf[0], 0); \ 6505fcf5ef2aSThomas Huth } 6506fcf5ef2aSThomas Huth 6507fcf5ef2aSThomas Huth #endif 6508fcf5ef2aSThomas Huth 6509fcf5ef2aSThomas Huth GEN_TM_PRIV_NOOP(treclaim); 6510fcf5ef2aSThomas Huth GEN_TM_PRIV_NOOP(trechkpt); 6511fcf5ef2aSThomas Huth 65121a404c91SMark Cave-Ayland static inline void get_fpr(TCGv_i64 dst, int regno) 65131a404c91SMark Cave-Ayland { 6514e7d3b272SMark Cave-Ayland tcg_gen_ld_i64(dst, cpu_env, fpr_offset(regno)); 65151a404c91SMark Cave-Ayland } 65161a404c91SMark Cave-Ayland 65171a404c91SMark Cave-Ayland static inline void set_fpr(int regno, TCGv_i64 src) 65181a404c91SMark Cave-Ayland { 6519e7d3b272SMark Cave-Ayland tcg_gen_st_i64(src, cpu_env, fpr_offset(regno)); 65201a404c91SMark Cave-Ayland } 65211a404c91SMark Cave-Ayland 6522c4a18dbfSMark Cave-Ayland static inline void get_avr64(TCGv_i64 dst, int regno, bool high) 6523c4a18dbfSMark Cave-Ayland { 652437da91f1SMark Cave-Ayland tcg_gen_ld_i64(dst, cpu_env, avr64_offset(regno, high)); 6525c4a18dbfSMark Cave-Ayland } 6526c4a18dbfSMark Cave-Ayland 6527c4a18dbfSMark Cave-Ayland static inline void set_avr64(int regno, TCGv_i64 src, bool high) 6528c4a18dbfSMark Cave-Ayland { 652937da91f1SMark Cave-Ayland tcg_gen_st_i64(src, cpu_env, avr64_offset(regno, high)); 6530c4a18dbfSMark Cave-Ayland } 6531c4a18dbfSMark Cave-Ayland 6532c9826ae9SRichard Henderson /* 6533f2aabda8SRichard Henderson * Helpers for decodetree used by !function for decoding arguments. 6534f2aabda8SRichard Henderson */ 6535d39b2cc7SLuis Pires static int times_2(DisasContext *ctx, int x) 6536d39b2cc7SLuis Pires { 6537d39b2cc7SLuis Pires return x * 2; 6538d39b2cc7SLuis Pires } 6539d39b2cc7SLuis Pires 6540f2aabda8SRichard Henderson static int times_4(DisasContext *ctx, int x) 6541f2aabda8SRichard Henderson { 6542f2aabda8SRichard Henderson return x * 4; 6543f2aabda8SRichard Henderson } 6544f2aabda8SRichard Henderson 6545e10271e1SMatheus Ferst static int times_16(DisasContext *ctx, int x) 6546e10271e1SMatheus Ferst { 6547e10271e1SMatheus Ferst return x * 16; 6548e10271e1SMatheus Ferst } 6549e10271e1SMatheus Ferst 6550f2aabda8SRichard Henderson /* 6551c9826ae9SRichard Henderson * Helpers for trans_* functions to check for specific insns flags. 6552c9826ae9SRichard Henderson * Use token pasting to ensure that we use the proper flag with the 6553c9826ae9SRichard Henderson * proper variable. 6554c9826ae9SRichard Henderson */ 6555c9826ae9SRichard Henderson #define REQUIRE_INSNS_FLAGS(CTX, NAME) \ 6556c9826ae9SRichard Henderson do { \ 6557c9826ae9SRichard Henderson if (((CTX)->insns_flags & PPC_##NAME) == 0) { \ 6558c9826ae9SRichard Henderson return false; \ 6559c9826ae9SRichard Henderson } \ 6560c9826ae9SRichard Henderson } while (0) 6561c9826ae9SRichard Henderson 6562c9826ae9SRichard Henderson #define REQUIRE_INSNS_FLAGS2(CTX, NAME) \ 6563c9826ae9SRichard Henderson do { \ 6564c9826ae9SRichard Henderson if (((CTX)->insns_flags2 & PPC2_##NAME) == 0) { \ 6565c9826ae9SRichard Henderson return false; \ 6566c9826ae9SRichard Henderson } \ 6567c9826ae9SRichard Henderson } while (0) 6568c9826ae9SRichard Henderson 6569c9826ae9SRichard Henderson /* Then special-case the check for 64-bit so that we elide code for ppc32. */ 6570c9826ae9SRichard Henderson #if TARGET_LONG_BITS == 32 6571c9826ae9SRichard Henderson # define REQUIRE_64BIT(CTX) return false 6572c9826ae9SRichard Henderson #else 6573c9826ae9SRichard Henderson # define REQUIRE_64BIT(CTX) REQUIRE_INSNS_FLAGS(CTX, 64B) 6574c9826ae9SRichard Henderson #endif 6575c9826ae9SRichard Henderson 6576e2205a46SBruno Larsen #define REQUIRE_VECTOR(CTX) \ 6577e2205a46SBruno Larsen do { \ 6578e2205a46SBruno Larsen if (unlikely(!(CTX)->altivec_enabled)) { \ 6579e2205a46SBruno Larsen gen_exception((CTX), POWERPC_EXCP_VPU); \ 6580e2205a46SBruno Larsen return true; \ 6581e2205a46SBruno Larsen } \ 6582e2205a46SBruno Larsen } while (0) 6583e2205a46SBruno Larsen 65848226cb2dSBruno Larsen (billionai) #define REQUIRE_VSX(CTX) \ 65858226cb2dSBruno Larsen (billionai) do { \ 65868226cb2dSBruno Larsen (billionai) if (unlikely(!(CTX)->vsx_enabled)) { \ 65878226cb2dSBruno Larsen (billionai) gen_exception((CTX), POWERPC_EXCP_VSXU); \ 65888226cb2dSBruno Larsen (billionai) return true; \ 65898226cb2dSBruno Larsen (billionai) } \ 65908226cb2dSBruno Larsen (billionai) } while (0) 65918226cb2dSBruno Larsen (billionai) 659286057426SFernando Valle #define REQUIRE_FPU(ctx) \ 659386057426SFernando Valle do { \ 659486057426SFernando Valle if (unlikely(!(ctx)->fpu_enabled)) { \ 659586057426SFernando Valle gen_exception((ctx), POWERPC_EXCP_FPU); \ 659686057426SFernando Valle return true; \ 659786057426SFernando Valle } \ 659886057426SFernando Valle } while (0) 659986057426SFernando Valle 6600f2aabda8SRichard Henderson /* 6601f2aabda8SRichard Henderson * Helpers for implementing sets of trans_* functions. 6602f2aabda8SRichard Henderson * Defer the implementation of NAME to FUNC, with optional extra arguments. 6603f2aabda8SRichard Henderson */ 6604f2aabda8SRichard Henderson #define TRANS(NAME, FUNC, ...) \ 6605f2aabda8SRichard Henderson static bool trans_##NAME(DisasContext *ctx, arg_##NAME *a) \ 6606f2aabda8SRichard Henderson { return FUNC(ctx, a, __VA_ARGS__); } 6607*19f0862dSLuis Pires #define TRANS_FLAGS(FLAGS, NAME, FUNC, ...) \ 6608*19f0862dSLuis Pires static bool trans_##NAME(DisasContext *ctx, arg_##NAME *a) \ 6609*19f0862dSLuis Pires { \ 6610*19f0862dSLuis Pires REQUIRE_INSNS_FLAGS(ctx, FLAGS); \ 6611*19f0862dSLuis Pires return FUNC(ctx, a, __VA_ARGS__); \ 6612*19f0862dSLuis Pires } 6613*19f0862dSLuis Pires #define TRANS_FLAGS2(FLAGS2, NAME, FUNC, ...) \ 6614*19f0862dSLuis Pires static bool trans_##NAME(DisasContext *ctx, arg_##NAME *a) \ 6615*19f0862dSLuis Pires { \ 6616*19f0862dSLuis Pires REQUIRE_INSNS_FLAGS2(ctx, FLAGS2); \ 6617*19f0862dSLuis Pires return FUNC(ctx, a, __VA_ARGS__); \ 6618*19f0862dSLuis Pires } 6619f2aabda8SRichard Henderson 6620f2aabda8SRichard Henderson #define TRANS64(NAME, FUNC, ...) \ 6621f2aabda8SRichard Henderson static bool trans_##NAME(DisasContext *ctx, arg_##NAME *a) \ 6622f2aabda8SRichard Henderson { REQUIRE_64BIT(ctx); return FUNC(ctx, a, __VA_ARGS__); } 6623*19f0862dSLuis Pires #define TRANS64_FLAGS2(FLAGS2, NAME, FUNC, ...) \ 6624*19f0862dSLuis Pires static bool trans_##NAME(DisasContext *ctx, arg_##NAME *a) \ 6625*19f0862dSLuis Pires { \ 6626*19f0862dSLuis Pires REQUIRE_64BIT(ctx); \ 6627*19f0862dSLuis Pires REQUIRE_INSNS_FLAGS2(ctx, FLAGS2); \ 6628*19f0862dSLuis Pires return FUNC(ctx, a, __VA_ARGS__); \ 6629*19f0862dSLuis Pires } 6630f2aabda8SRichard Henderson 6631f2aabda8SRichard Henderson /* TODO: More TRANS* helpers for extra insn_flags checks. */ 6632f2aabda8SRichard Henderson 6633f2aabda8SRichard Henderson 663499082815SRichard Henderson #include "decode-insn32.c.inc" 663599082815SRichard Henderson #include "decode-insn64.c.inc" 6636565cb109SGustavo Romero #include "power8-pmu-regs.c.inc" 6637565cb109SGustavo Romero 6638725b2d4dSFernando Eckhardt Valle /* 6639725b2d4dSFernando Eckhardt Valle * Incorporate CIA into the constant when R=1. 6640725b2d4dSFernando Eckhardt Valle * Validate that when R=1, RA=0. 6641725b2d4dSFernando Eckhardt Valle */ 6642725b2d4dSFernando Eckhardt Valle static bool resolve_PLS_D(DisasContext *ctx, arg_D *d, arg_PLS_D *a) 6643725b2d4dSFernando Eckhardt Valle { 6644725b2d4dSFernando Eckhardt Valle d->rt = a->rt; 6645725b2d4dSFernando Eckhardt Valle d->ra = a->ra; 6646725b2d4dSFernando Eckhardt Valle d->si = a->si; 6647725b2d4dSFernando Eckhardt Valle if (a->r) { 6648725b2d4dSFernando Eckhardt Valle if (unlikely(a->ra != 0)) { 6649725b2d4dSFernando Eckhardt Valle gen_invalid(ctx); 6650725b2d4dSFernando Eckhardt Valle return false; 6651725b2d4dSFernando Eckhardt Valle } 6652725b2d4dSFernando Eckhardt Valle d->si += ctx->cia; 6653725b2d4dSFernando Eckhardt Valle } 6654725b2d4dSFernando Eckhardt Valle return true; 6655725b2d4dSFernando Eckhardt Valle } 6656725b2d4dSFernando Eckhardt Valle 665799082815SRichard Henderson #include "translate/fixedpoint-impl.c.inc" 665899082815SRichard Henderson 6659139c1837SPaolo Bonzini #include "translate/fp-impl.c.inc" 6660fcf5ef2aSThomas Huth 6661139c1837SPaolo Bonzini #include "translate/vmx-impl.c.inc" 6662fcf5ef2aSThomas Huth 6663139c1837SPaolo Bonzini #include "translate/vsx-impl.c.inc" 6664fcf5ef2aSThomas Huth 6665139c1837SPaolo Bonzini #include "translate/dfp-impl.c.inc" 6666fcf5ef2aSThomas Huth 6667139c1837SPaolo Bonzini #include "translate/spe-impl.c.inc" 6668fcf5ef2aSThomas Huth 66691f26c751SDaniel Henrique Barboza #include "translate/branch-impl.c.inc" 66701f26c751SDaniel Henrique Barboza 66715cb091a4SNikunj A Dadhania /* Handles lfdp, lxsd, lxssp */ 66725cb091a4SNikunj A Dadhania static void gen_dform39(DisasContext *ctx) 66735cb091a4SNikunj A Dadhania { 66745cb091a4SNikunj A Dadhania switch (ctx->opcode & 0x3) { 66755cb091a4SNikunj A Dadhania case 0: /* lfdp */ 66765cb091a4SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA205) { 66775cb091a4SNikunj A Dadhania return gen_lfdp(ctx); 66785cb091a4SNikunj A Dadhania } 66795cb091a4SNikunj A Dadhania break; 66805cb091a4SNikunj A Dadhania case 2: /* lxsd */ 66815cb091a4SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA300) { 66825cb091a4SNikunj A Dadhania return gen_lxsd(ctx); 66835cb091a4SNikunj A Dadhania } 66845cb091a4SNikunj A Dadhania break; 66855cb091a4SNikunj A Dadhania case 3: /* lxssp */ 66865cb091a4SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA300) { 66875cb091a4SNikunj A Dadhania return gen_lxssp(ctx); 66885cb091a4SNikunj A Dadhania } 66895cb091a4SNikunj A Dadhania break; 66905cb091a4SNikunj A Dadhania } 66915cb091a4SNikunj A Dadhania return gen_invalid(ctx); 66925cb091a4SNikunj A Dadhania } 66935cb091a4SNikunj A Dadhania 6694d59ba583SNikunj A Dadhania /* handles stfdp, lxv, stxsd, stxssp lxvx */ 6695e3001664SNikunj A Dadhania static void gen_dform3D(DisasContext *ctx) 6696e3001664SNikunj A Dadhania { 669772b70d5cSLucas Mateus Castro (alqotel) if ((ctx->opcode & 3) != 1) { /* DS-FORM */ 6698e3001664SNikunj A Dadhania switch (ctx->opcode & 0x3) { 6699e3001664SNikunj A Dadhania case 0: /* stfdp */ 6700e3001664SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA205) { 6701e3001664SNikunj A Dadhania return gen_stfdp(ctx); 6702e3001664SNikunj A Dadhania } 6703e3001664SNikunj A Dadhania break; 6704e3001664SNikunj A Dadhania case 2: /* stxsd */ 6705e3001664SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA300) { 6706e3001664SNikunj A Dadhania return gen_stxsd(ctx); 6707e3001664SNikunj A Dadhania } 6708e3001664SNikunj A Dadhania break; 6709e3001664SNikunj A Dadhania case 3: /* stxssp */ 6710e3001664SNikunj A Dadhania if (ctx->insns_flags2 & PPC2_ISA300) { 6711e3001664SNikunj A Dadhania return gen_stxssp(ctx); 6712e3001664SNikunj A Dadhania } 6713e3001664SNikunj A Dadhania break; 6714e3001664SNikunj A Dadhania } 6715e3001664SNikunj A Dadhania } 6716e3001664SNikunj A Dadhania return gen_invalid(ctx); 6717e3001664SNikunj A Dadhania } 6718e3001664SNikunj A Dadhania 67199d69cfa2SLijun Pan #if defined(TARGET_PPC64) 67209d69cfa2SLijun Pan /* brd */ 67219d69cfa2SLijun Pan static void gen_brd(DisasContext *ctx) 67229d69cfa2SLijun Pan { 67239d69cfa2SLijun Pan tcg_gen_bswap64_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 67249d69cfa2SLijun Pan } 67259d69cfa2SLijun Pan 67269d69cfa2SLijun Pan /* brw */ 67279d69cfa2SLijun Pan static void gen_brw(DisasContext *ctx) 67289d69cfa2SLijun Pan { 67299d69cfa2SLijun Pan tcg_gen_bswap64_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); 67309d69cfa2SLijun Pan tcg_gen_rotli_i64(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 32); 67319d69cfa2SLijun Pan 67329d69cfa2SLijun Pan } 67339d69cfa2SLijun Pan 67349d69cfa2SLijun Pan /* brh */ 67359d69cfa2SLijun Pan static void gen_brh(DisasContext *ctx) 67369d69cfa2SLijun Pan { 6737491b3ccaSPhilippe Mathieu-Daudé TCGv_i64 mask = tcg_constant_i64(0x00ff00ff00ff00ffull); 67389d69cfa2SLijun Pan TCGv_i64 t1 = tcg_temp_new_i64(); 67399d69cfa2SLijun Pan TCGv_i64 t2 = tcg_temp_new_i64(); 67409d69cfa2SLijun Pan 67419d69cfa2SLijun Pan tcg_gen_shri_i64(t1, cpu_gpr[rS(ctx->opcode)], 8); 6742491b3ccaSPhilippe Mathieu-Daudé tcg_gen_and_i64(t2, t1, mask); 6743491b3ccaSPhilippe Mathieu-Daudé tcg_gen_and_i64(t1, cpu_gpr[rS(ctx->opcode)], mask); 67449d69cfa2SLijun Pan tcg_gen_shli_i64(t1, t1, 8); 67459d69cfa2SLijun Pan tcg_gen_or_i64(cpu_gpr[rA(ctx->opcode)], t1, t2); 67469d69cfa2SLijun Pan 67479d69cfa2SLijun Pan tcg_temp_free_i64(t1); 67489d69cfa2SLijun Pan tcg_temp_free_i64(t2); 67499d69cfa2SLijun Pan } 67509d69cfa2SLijun Pan #endif 67519d69cfa2SLijun Pan 6752fcf5ef2aSThomas Huth static opcode_t opcodes[] = { 67539d69cfa2SLijun Pan #if defined(TARGET_PPC64) 67549d69cfa2SLijun Pan GEN_HANDLER_E(brd, 0x1F, 0x1B, 0x05, 0x0000F801, PPC_NONE, PPC2_ISA310), 67559d69cfa2SLijun Pan GEN_HANDLER_E(brw, 0x1F, 0x1B, 0x04, 0x0000F801, PPC_NONE, PPC2_ISA310), 67569d69cfa2SLijun Pan GEN_HANDLER_E(brh, 0x1F, 0x1B, 0x06, 0x0000F801, PPC_NONE, PPC2_ISA310), 67579d69cfa2SLijun Pan #endif 6758fcf5ef2aSThomas Huth GEN_HANDLER(invalid, 0x00, 0x00, 0x00, 0xFFFFFFFF, PPC_NONE), 6759fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6760fcf5ef2aSThomas Huth GEN_HANDLER_E(cmpeqb, 0x1F, 0x00, 0x07, 0x00600000, PPC_NONE, PPC2_ISA300), 6761fcf5ef2aSThomas Huth #endif 6762fcf5ef2aSThomas Huth GEN_HANDLER_E(cmpb, 0x1F, 0x1C, 0x0F, 0x00000001, PPC_NONE, PPC2_ISA205), 6763fcf5ef2aSThomas Huth GEN_HANDLER_E(cmprb, 0x1F, 0x00, 0x06, 0x00400001, PPC_NONE, PPC2_ISA300), 6764fcf5ef2aSThomas Huth GEN_HANDLER(isel, 0x1F, 0x0F, 0xFF, 0x00000001, PPC_ISEL), 6765fcf5ef2aSThomas Huth GEN_HANDLER(addic, 0x0C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6766fcf5ef2aSThomas Huth GEN_HANDLER2(addic_, "addic.", 0x0D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6767fcf5ef2aSThomas Huth GEN_HANDLER(mulhw, 0x1F, 0x0B, 0x02, 0x00000400, PPC_INTEGER), 6768fcf5ef2aSThomas Huth GEN_HANDLER(mulhwu, 0x1F, 0x0B, 0x00, 0x00000400, PPC_INTEGER), 6769fcf5ef2aSThomas Huth GEN_HANDLER(mullw, 0x1F, 0x0B, 0x07, 0x00000000, PPC_INTEGER), 6770fcf5ef2aSThomas Huth GEN_HANDLER(mullwo, 0x1F, 0x0B, 0x17, 0x00000000, PPC_INTEGER), 6771fcf5ef2aSThomas Huth GEN_HANDLER(mulli, 0x07, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6772fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6773fcf5ef2aSThomas Huth GEN_HANDLER(mulld, 0x1F, 0x09, 0x07, 0x00000000, PPC_64B), 6774fcf5ef2aSThomas Huth #endif 6775fcf5ef2aSThomas Huth GEN_HANDLER(neg, 0x1F, 0x08, 0x03, 0x0000F800, PPC_INTEGER), 6776fcf5ef2aSThomas Huth GEN_HANDLER(nego, 0x1F, 0x08, 0x13, 0x0000F800, PPC_INTEGER), 6777fcf5ef2aSThomas Huth GEN_HANDLER(subfic, 0x08, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6778fcf5ef2aSThomas Huth GEN_HANDLER2(andi_, "andi.", 0x1C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6779fcf5ef2aSThomas Huth GEN_HANDLER2(andis_, "andis.", 0x1D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6780fcf5ef2aSThomas Huth GEN_HANDLER(cntlzw, 0x1F, 0x1A, 0x00, 0x00000000, PPC_INTEGER), 6781fcf5ef2aSThomas Huth GEN_HANDLER_E(cnttzw, 0x1F, 0x1A, 0x10, 0x00000000, PPC_NONE, PPC2_ISA300), 678280b8c1eeSNikunj A Dadhania GEN_HANDLER_E(copy, 0x1F, 0x06, 0x18, 0x03C00001, PPC_NONE, PPC2_ISA300), 6783b8b4576eSSuraj Jitindar Singh GEN_HANDLER_E(cp_abort, 0x1F, 0x06, 0x1A, 0x03FFF801, PPC_NONE, PPC2_ISA300), 678480b8c1eeSNikunj A Dadhania GEN_HANDLER_E(paste, 0x1F, 0x06, 0x1C, 0x03C00000, PPC_NONE, PPC2_ISA300), 6785fcf5ef2aSThomas Huth GEN_HANDLER(or, 0x1F, 0x1C, 0x0D, 0x00000000, PPC_INTEGER), 6786fcf5ef2aSThomas Huth GEN_HANDLER(xor, 0x1F, 0x1C, 0x09, 0x00000000, PPC_INTEGER), 6787fcf5ef2aSThomas Huth GEN_HANDLER(ori, 0x18, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6788fcf5ef2aSThomas Huth GEN_HANDLER(oris, 0x19, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6789fcf5ef2aSThomas Huth GEN_HANDLER(xori, 0x1A, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6790fcf5ef2aSThomas Huth GEN_HANDLER(xoris, 0x1B, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6791fcf5ef2aSThomas Huth GEN_HANDLER(popcntb, 0x1F, 0x1A, 0x03, 0x0000F801, PPC_POPCNTB), 6792fcf5ef2aSThomas Huth GEN_HANDLER(popcntw, 0x1F, 0x1A, 0x0b, 0x0000F801, PPC_POPCNTWD), 6793fcf5ef2aSThomas Huth GEN_HANDLER_E(prtyw, 0x1F, 0x1A, 0x04, 0x0000F801, PPC_NONE, PPC2_ISA205), 6794fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6795fcf5ef2aSThomas Huth GEN_HANDLER(popcntd, 0x1F, 0x1A, 0x0F, 0x0000F801, PPC_POPCNTWD), 6796fcf5ef2aSThomas Huth GEN_HANDLER(cntlzd, 0x1F, 0x1A, 0x01, 0x00000000, PPC_64B), 6797fcf5ef2aSThomas Huth GEN_HANDLER_E(cnttzd, 0x1F, 0x1A, 0x11, 0x00000000, PPC_NONE, PPC2_ISA300), 6798fcf5ef2aSThomas Huth GEN_HANDLER_E(darn, 0x1F, 0x13, 0x17, 0x001CF801, PPC_NONE, PPC2_ISA300), 6799fcf5ef2aSThomas Huth GEN_HANDLER_E(prtyd, 0x1F, 0x1A, 0x05, 0x0000F801, PPC_NONE, PPC2_ISA205), 6800fcf5ef2aSThomas Huth GEN_HANDLER_E(bpermd, 0x1F, 0x1C, 0x07, 0x00000001, PPC_NONE, PPC2_PERM_ISA206), 6801fcf5ef2aSThomas Huth #endif 6802fcf5ef2aSThomas Huth GEN_HANDLER(rlwimi, 0x14, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6803fcf5ef2aSThomas Huth GEN_HANDLER(rlwinm, 0x15, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6804fcf5ef2aSThomas Huth GEN_HANDLER(rlwnm, 0x17, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6805fcf5ef2aSThomas Huth GEN_HANDLER(slw, 0x1F, 0x18, 0x00, 0x00000000, PPC_INTEGER), 6806fcf5ef2aSThomas Huth GEN_HANDLER(sraw, 0x1F, 0x18, 0x18, 0x00000000, PPC_INTEGER), 6807fcf5ef2aSThomas Huth GEN_HANDLER(srawi, 0x1F, 0x18, 0x19, 0x00000000, PPC_INTEGER), 6808fcf5ef2aSThomas Huth GEN_HANDLER(srw, 0x1F, 0x18, 0x10, 0x00000000, PPC_INTEGER), 6809fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6810fcf5ef2aSThomas Huth GEN_HANDLER(sld, 0x1F, 0x1B, 0x00, 0x00000000, PPC_64B), 6811fcf5ef2aSThomas Huth GEN_HANDLER(srad, 0x1F, 0x1A, 0x18, 0x00000000, PPC_64B), 6812fcf5ef2aSThomas Huth GEN_HANDLER2(sradi0, "sradi", 0x1F, 0x1A, 0x19, 0x00000000, PPC_64B), 6813fcf5ef2aSThomas Huth GEN_HANDLER2(sradi1, "sradi", 0x1F, 0x1B, 0x19, 0x00000000, PPC_64B), 6814fcf5ef2aSThomas Huth GEN_HANDLER(srd, 0x1F, 0x1B, 0x10, 0x00000000, PPC_64B), 6815fcf5ef2aSThomas Huth GEN_HANDLER2_E(extswsli0, "extswsli", 0x1F, 0x1A, 0x1B, 0x00000000, 6816fcf5ef2aSThomas Huth PPC_NONE, PPC2_ISA300), 6817fcf5ef2aSThomas Huth GEN_HANDLER2_E(extswsli1, "extswsli", 0x1F, 0x1B, 0x1B, 0x00000000, 6818fcf5ef2aSThomas Huth PPC_NONE, PPC2_ISA300), 6819fcf5ef2aSThomas Huth #endif 68205cb091a4SNikunj A Dadhania /* handles lfdp, lxsd, lxssp */ 68215cb091a4SNikunj A Dadhania GEN_HANDLER_E(dform39, 0x39, 0xFF, 0xFF, 0x00000000, PPC_NONE, PPC2_ISA205), 682272b70d5cSLucas Mateus Castro (alqotel) /* handles stfdp, stxsd, stxssp */ 6823e3001664SNikunj A Dadhania GEN_HANDLER_E(dform3D, 0x3D, 0xFF, 0xFF, 0x00000000, PPC_NONE, PPC2_ISA205), 6824fcf5ef2aSThomas Huth GEN_HANDLER(lmw, 0x2E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6825fcf5ef2aSThomas Huth GEN_HANDLER(stmw, 0x2F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER), 6826fcf5ef2aSThomas Huth GEN_HANDLER(lswi, 0x1F, 0x15, 0x12, 0x00000001, PPC_STRING), 6827fcf5ef2aSThomas Huth GEN_HANDLER(lswx, 0x1F, 0x15, 0x10, 0x00000001, PPC_STRING), 6828fcf5ef2aSThomas Huth GEN_HANDLER(stswi, 0x1F, 0x15, 0x16, 0x00000001, PPC_STRING), 6829fcf5ef2aSThomas Huth GEN_HANDLER(stswx, 0x1F, 0x15, 0x14, 0x00000001, PPC_STRING), 6830c8fd8373SCédric Le Goater GEN_HANDLER(eieio, 0x1F, 0x16, 0x1A, 0x01FFF801, PPC_MEM_EIEIO), 6831fcf5ef2aSThomas Huth GEN_HANDLER(isync, 0x13, 0x16, 0x04, 0x03FFF801, PPC_MEM), 6832fcf5ef2aSThomas Huth GEN_HANDLER_E(lbarx, 0x1F, 0x14, 0x01, 0, PPC_NONE, PPC2_ATOMIC_ISA206), 6833fcf5ef2aSThomas Huth GEN_HANDLER_E(lharx, 0x1F, 0x14, 0x03, 0, PPC_NONE, PPC2_ATOMIC_ISA206), 6834fcf5ef2aSThomas Huth GEN_HANDLER(lwarx, 0x1F, 0x14, 0x00, 0x00000000, PPC_RES), 6835a68a6146SBalamuruhan S GEN_HANDLER_E(lwat, 0x1F, 0x06, 0x12, 0x00000001, PPC_NONE, PPC2_ISA300), 6836a3401188SBalamuruhan S GEN_HANDLER_E(stwat, 0x1F, 0x06, 0x16, 0x00000001, PPC_NONE, PPC2_ISA300), 6837fcf5ef2aSThomas Huth GEN_HANDLER_E(stbcx_, 0x1F, 0x16, 0x15, 0, PPC_NONE, PPC2_ATOMIC_ISA206), 6838fcf5ef2aSThomas Huth GEN_HANDLER_E(sthcx_, 0x1F, 0x16, 0x16, 0, PPC_NONE, PPC2_ATOMIC_ISA206), 6839fcf5ef2aSThomas Huth GEN_HANDLER2(stwcx_, "stwcx.", 0x1F, 0x16, 0x04, 0x00000000, PPC_RES), 6840fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6841a68a6146SBalamuruhan S GEN_HANDLER_E(ldat, 0x1F, 0x06, 0x13, 0x00000001, PPC_NONE, PPC2_ISA300), 6842a3401188SBalamuruhan S GEN_HANDLER_E(stdat, 0x1F, 0x06, 0x17, 0x00000001, PPC_NONE, PPC2_ISA300), 6843fcf5ef2aSThomas Huth GEN_HANDLER(ldarx, 0x1F, 0x14, 0x02, 0x00000000, PPC_64B), 6844fcf5ef2aSThomas Huth GEN_HANDLER_E(lqarx, 0x1F, 0x14, 0x08, 0, PPC_NONE, PPC2_LSQ_ISA207), 6845fcf5ef2aSThomas Huth GEN_HANDLER2(stdcx_, "stdcx.", 0x1F, 0x16, 0x06, 0x00000000, PPC_64B), 6846fcf5ef2aSThomas Huth GEN_HANDLER_E(stqcx_, 0x1F, 0x16, 0x05, 0, PPC_NONE, PPC2_LSQ_ISA207), 6847fcf5ef2aSThomas Huth #endif 6848fcf5ef2aSThomas Huth GEN_HANDLER(sync, 0x1F, 0x16, 0x12, 0x039FF801, PPC_MEM_SYNC), 6849fcf5ef2aSThomas Huth GEN_HANDLER(wait, 0x1F, 0x1E, 0x01, 0x03FFF801, PPC_WAIT), 6850c09cec68SNikunj A Dadhania GEN_HANDLER_E(wait, 0x1F, 0x1E, 0x00, 0x039FF801, PPC_NONE, PPC2_ISA300), 6851fcf5ef2aSThomas Huth GEN_HANDLER(b, 0x12, 0xFF, 0xFF, 0x00000000, PPC_FLOW), 6852fcf5ef2aSThomas Huth GEN_HANDLER(bc, 0x10, 0xFF, 0xFF, 0x00000000, PPC_FLOW), 6853fcf5ef2aSThomas Huth GEN_HANDLER(bcctr, 0x13, 0x10, 0x10, 0x00000000, PPC_FLOW), 6854fcf5ef2aSThomas Huth GEN_HANDLER(bclr, 0x13, 0x10, 0x00, 0x00000000, PPC_FLOW), 6855fcf5ef2aSThomas Huth GEN_HANDLER_E(bctar, 0x13, 0x10, 0x11, 0x0000E000, PPC_NONE, PPC2_BCTAR_ISA207), 6856fcf5ef2aSThomas Huth GEN_HANDLER(mcrf, 0x13, 0x00, 0xFF, 0x00000001, PPC_INTEGER), 6857fcf5ef2aSThomas Huth GEN_HANDLER(rfi, 0x13, 0x12, 0x01, 0x03FF8001, PPC_FLOW), 6858fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6859fcf5ef2aSThomas Huth GEN_HANDLER(rfid, 0x13, 0x12, 0x00, 0x03FF8001, PPC_64B), 68603c89b8d6SNicholas Piggin #if !defined(CONFIG_USER_ONLY) 68613c89b8d6SNicholas Piggin /* Top bit of opc2 corresponds with low bit of LEV, so use two handlers */ 68623c89b8d6SNicholas Piggin GEN_HANDLER_E(scv, 0x11, 0x10, 0xFF, 0x03FFF01E, PPC_NONE, PPC2_ISA300), 68633c89b8d6SNicholas Piggin GEN_HANDLER_E(scv, 0x11, 0x00, 0xFF, 0x03FFF01E, PPC_NONE, PPC2_ISA300), 68643c89b8d6SNicholas Piggin GEN_HANDLER_E(rfscv, 0x13, 0x12, 0x02, 0x03FF8001, PPC_NONE, PPC2_ISA300), 68653c89b8d6SNicholas Piggin #endif 6866cdee0e72SNikunj A Dadhania GEN_HANDLER_E(stop, 0x13, 0x12, 0x0b, 0x03FFF801, PPC_NONE, PPC2_ISA300), 6867fcf5ef2aSThomas Huth GEN_HANDLER_E(doze, 0x13, 0x12, 0x0c, 0x03FFF801, PPC_NONE, PPC2_PM_ISA206), 6868fcf5ef2aSThomas Huth GEN_HANDLER_E(nap, 0x13, 0x12, 0x0d, 0x03FFF801, PPC_NONE, PPC2_PM_ISA206), 6869fcf5ef2aSThomas Huth GEN_HANDLER_E(sleep, 0x13, 0x12, 0x0e, 0x03FFF801, PPC_NONE, PPC2_PM_ISA206), 6870fcf5ef2aSThomas Huth GEN_HANDLER_E(rvwinkle, 0x13, 0x12, 0x0f, 0x03FFF801, PPC_NONE, PPC2_PM_ISA206), 6871fcf5ef2aSThomas Huth GEN_HANDLER(hrfid, 0x13, 0x12, 0x08, 0x03FF8001, PPC_64H), 6872fcf5ef2aSThomas Huth #endif 68733c89b8d6SNicholas Piggin /* Top bit of opc2 corresponds with low bit of LEV, so use two handlers */ 68743c89b8d6SNicholas Piggin GEN_HANDLER(sc, 0x11, 0x11, 0xFF, 0x03FFF01D, PPC_FLOW), 68753c89b8d6SNicholas Piggin GEN_HANDLER(sc, 0x11, 0x01, 0xFF, 0x03FFF01D, PPC_FLOW), 6876fcf5ef2aSThomas Huth GEN_HANDLER(tw, 0x1F, 0x04, 0x00, 0x00000001, PPC_FLOW), 6877fcf5ef2aSThomas Huth GEN_HANDLER(twi, 0x03, 0xFF, 0xFF, 0x00000000, PPC_FLOW), 6878fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6879fcf5ef2aSThomas Huth GEN_HANDLER(td, 0x1F, 0x04, 0x02, 0x00000001, PPC_64B), 6880fcf5ef2aSThomas Huth GEN_HANDLER(tdi, 0x02, 0xFF, 0xFF, 0x00000000, PPC_64B), 6881fcf5ef2aSThomas Huth #endif 6882fcf5ef2aSThomas Huth GEN_HANDLER(mcrxr, 0x1F, 0x00, 0x10, 0x007FF801, PPC_MISC), 6883fcf5ef2aSThomas Huth GEN_HANDLER(mfcr, 0x1F, 0x13, 0x00, 0x00000801, PPC_MISC), 6884fcf5ef2aSThomas Huth GEN_HANDLER(mfmsr, 0x1F, 0x13, 0x02, 0x001FF801, PPC_MISC), 6885fcf5ef2aSThomas Huth GEN_HANDLER(mfspr, 0x1F, 0x13, 0x0A, 0x00000001, PPC_MISC), 6886fcf5ef2aSThomas Huth GEN_HANDLER(mftb, 0x1F, 0x13, 0x0B, 0x00000001, PPC_MFTB), 6887fcf5ef2aSThomas Huth GEN_HANDLER(mtcrf, 0x1F, 0x10, 0x04, 0x00000801, PPC_MISC), 6888fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6889fcf5ef2aSThomas Huth GEN_HANDLER(mtmsrd, 0x1F, 0x12, 0x05, 0x001EF801, PPC_64B), 6890fcf5ef2aSThomas Huth GEN_HANDLER_E(setb, 0x1F, 0x00, 0x04, 0x0003F801, PPC_NONE, PPC2_ISA300), 6891b63d0434SNikunj A Dadhania GEN_HANDLER_E(mcrxrx, 0x1F, 0x00, 0x12, 0x007FF801, PPC_NONE, PPC2_ISA300), 6892fcf5ef2aSThomas Huth #endif 6893fcf5ef2aSThomas Huth GEN_HANDLER(mtmsr, 0x1F, 0x12, 0x04, 0x001EF801, PPC_MISC), 6894fcf5ef2aSThomas Huth GEN_HANDLER(mtspr, 0x1F, 0x13, 0x0E, 0x00000000, PPC_MISC), 6895fcf5ef2aSThomas Huth GEN_HANDLER(dcbf, 0x1F, 0x16, 0x02, 0x03C00001, PPC_CACHE), 689650728199SRoman Kapl GEN_HANDLER_E(dcbfep, 0x1F, 0x1F, 0x03, 0x03C00001, PPC_NONE, PPC2_BOOKE206), 6897fcf5ef2aSThomas Huth GEN_HANDLER(dcbi, 0x1F, 0x16, 0x0E, 0x03E00001, PPC_CACHE), 6898fcf5ef2aSThomas Huth GEN_HANDLER(dcbst, 0x1F, 0x16, 0x01, 0x03E00001, PPC_CACHE), 689950728199SRoman Kapl GEN_HANDLER_E(dcbstep, 0x1F, 0x1F, 0x01, 0x03E00001, PPC_NONE, PPC2_BOOKE206), 6900fcf5ef2aSThomas Huth GEN_HANDLER(dcbt, 0x1F, 0x16, 0x08, 0x00000001, PPC_CACHE), 690150728199SRoman Kapl GEN_HANDLER_E(dcbtep, 0x1F, 0x1F, 0x09, 0x00000001, PPC_NONE, PPC2_BOOKE206), 6902fcf5ef2aSThomas Huth GEN_HANDLER(dcbtst, 0x1F, 0x16, 0x07, 0x00000001, PPC_CACHE), 690350728199SRoman Kapl GEN_HANDLER_E(dcbtstep, 0x1F, 0x1F, 0x07, 0x00000001, PPC_NONE, PPC2_BOOKE206), 6904fcf5ef2aSThomas Huth GEN_HANDLER_E(dcbtls, 0x1F, 0x06, 0x05, 0x02000001, PPC_BOOKE, PPC2_BOOKE206), 6905fcf5ef2aSThomas Huth GEN_HANDLER(dcbz, 0x1F, 0x16, 0x1F, 0x03C00001, PPC_CACHE_DCBZ), 690650728199SRoman Kapl GEN_HANDLER_E(dcbzep, 0x1F, 0x1F, 0x1F, 0x03C00001, PPC_NONE, PPC2_BOOKE206), 6907fcf5ef2aSThomas Huth GEN_HANDLER(dst, 0x1F, 0x16, 0x0A, 0x01800001, PPC_ALTIVEC), 690899d45f8fSBALATON Zoltan GEN_HANDLER(dstst, 0x1F, 0x16, 0x0B, 0x01800001, PPC_ALTIVEC), 6909fcf5ef2aSThomas Huth GEN_HANDLER(dss, 0x1F, 0x16, 0x19, 0x019FF801, PPC_ALTIVEC), 6910fcf5ef2aSThomas Huth GEN_HANDLER(icbi, 0x1F, 0x16, 0x1E, 0x03E00001, PPC_CACHE_ICBI), 691150728199SRoman Kapl GEN_HANDLER_E(icbiep, 0x1F, 0x1F, 0x1E, 0x03E00001, PPC_NONE, PPC2_BOOKE206), 6912fcf5ef2aSThomas Huth GEN_HANDLER(dcba, 0x1F, 0x16, 0x17, 0x03E00001, PPC_CACHE_DCBA), 6913fcf5ef2aSThomas Huth GEN_HANDLER(mfsr, 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT), 6914fcf5ef2aSThomas Huth GEN_HANDLER(mfsrin, 0x1F, 0x13, 0x14, 0x001F0001, PPC_SEGMENT), 6915fcf5ef2aSThomas Huth GEN_HANDLER(mtsr, 0x1F, 0x12, 0x06, 0x0010F801, PPC_SEGMENT), 6916fcf5ef2aSThomas Huth GEN_HANDLER(mtsrin, 0x1F, 0x12, 0x07, 0x001F0001, PPC_SEGMENT), 6917fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6918fcf5ef2aSThomas Huth GEN_HANDLER2(mfsr_64b, "mfsr", 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT_64B), 6919fcf5ef2aSThomas Huth GEN_HANDLER2(mfsrin_64b, "mfsrin", 0x1F, 0x13, 0x14, 0x001F0001, 6920fcf5ef2aSThomas Huth PPC_SEGMENT_64B), 6921fcf5ef2aSThomas Huth GEN_HANDLER2(mtsr_64b, "mtsr", 0x1F, 0x12, 0x06, 0x0010F801, PPC_SEGMENT_64B), 6922fcf5ef2aSThomas Huth GEN_HANDLER2(mtsrin_64b, "mtsrin", 0x1F, 0x12, 0x07, 0x001F0001, 6923fcf5ef2aSThomas Huth PPC_SEGMENT_64B), 6924fcf5ef2aSThomas Huth GEN_HANDLER2(slbmte, "slbmte", 0x1F, 0x12, 0x0C, 0x001F0001, PPC_SEGMENT_64B), 6925fcf5ef2aSThomas Huth GEN_HANDLER2(slbmfee, "slbmfee", 0x1F, 0x13, 0x1C, 0x001F0001, PPC_SEGMENT_64B), 6926fcf5ef2aSThomas Huth GEN_HANDLER2(slbmfev, "slbmfev", 0x1F, 0x13, 0x1A, 0x001F0001, PPC_SEGMENT_64B), 6927fcf5ef2aSThomas Huth GEN_HANDLER2(slbfee_, "slbfee.", 0x1F, 0x13, 0x1E, 0x001F0000, PPC_SEGMENT_64B), 6928fcf5ef2aSThomas Huth #endif 6929fcf5ef2aSThomas Huth GEN_HANDLER(tlbia, 0x1F, 0x12, 0x0B, 0x03FFFC01, PPC_MEM_TLBIA), 6930efe843d8SDavid Gibson /* 6931efe843d8SDavid Gibson * XXX Those instructions will need to be handled differently for 6932efe843d8SDavid Gibson * different ISA versions 6933efe843d8SDavid Gibson */ 6934fcf5ef2aSThomas Huth GEN_HANDLER(tlbiel, 0x1F, 0x12, 0x08, 0x001F0001, PPC_MEM_TLBIE), 6935fcf5ef2aSThomas Huth GEN_HANDLER(tlbie, 0x1F, 0x12, 0x09, 0x001F0001, PPC_MEM_TLBIE), 6936c8830502SSuraj Jitindar Singh GEN_HANDLER_E(tlbiel, 0x1F, 0x12, 0x08, 0x00100001, PPC_NONE, PPC2_ISA300), 6937c8830502SSuraj Jitindar Singh GEN_HANDLER_E(tlbie, 0x1F, 0x12, 0x09, 0x00100001, PPC_NONE, PPC2_ISA300), 6938fcf5ef2aSThomas Huth GEN_HANDLER(tlbsync, 0x1F, 0x16, 0x11, 0x03FFF801, PPC_MEM_TLBSYNC), 6939fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 6940fcf5ef2aSThomas Huth GEN_HANDLER(slbia, 0x1F, 0x12, 0x0F, 0x031FFC01, PPC_SLBI), 6941fcf5ef2aSThomas Huth GEN_HANDLER(slbie, 0x1F, 0x12, 0x0D, 0x03FF0001, PPC_SLBI), 6942a63f1dfcSNikunj A Dadhania GEN_HANDLER_E(slbieg, 0x1F, 0x12, 0x0E, 0x001F0001, PPC_NONE, PPC2_ISA300), 694362d897caSNikunj A Dadhania GEN_HANDLER_E(slbsync, 0x1F, 0x12, 0x0A, 0x03FFF801, PPC_NONE, PPC2_ISA300), 6944fcf5ef2aSThomas Huth #endif 6945fcf5ef2aSThomas Huth GEN_HANDLER(eciwx, 0x1F, 0x16, 0x0D, 0x00000001, PPC_EXTERN), 6946fcf5ef2aSThomas Huth GEN_HANDLER(ecowx, 0x1F, 0x16, 0x09, 0x00000001, PPC_EXTERN), 6947fcf5ef2aSThomas Huth GEN_HANDLER2(tlbld_6xx, "tlbld", 0x1F, 0x12, 0x1E, 0x03FF0001, PPC_6xx_TLB), 6948fcf5ef2aSThomas Huth GEN_HANDLER2(tlbli_6xx, "tlbli", 0x1F, 0x12, 0x1F, 0x03FF0001, PPC_6xx_TLB), 6949fcf5ef2aSThomas Huth GEN_HANDLER(mfapidi, 0x1F, 0x13, 0x08, 0x0000F801, PPC_MFAPIDI), 6950fcf5ef2aSThomas Huth GEN_HANDLER(tlbiva, 0x1F, 0x12, 0x18, 0x03FFF801, PPC_TLBIVA), 6951fcf5ef2aSThomas Huth GEN_HANDLER(mfdcr, 0x1F, 0x03, 0x0A, 0x00000001, PPC_DCR), 6952fcf5ef2aSThomas Huth GEN_HANDLER(mtdcr, 0x1F, 0x03, 0x0E, 0x00000001, PPC_DCR), 6953fcf5ef2aSThomas Huth GEN_HANDLER(mfdcrx, 0x1F, 0x03, 0x08, 0x00000000, PPC_DCRX), 6954fcf5ef2aSThomas Huth GEN_HANDLER(mtdcrx, 0x1F, 0x03, 0x0C, 0x00000000, PPC_DCRX), 6955fcf5ef2aSThomas Huth GEN_HANDLER(mfdcrux, 0x1F, 0x03, 0x09, 0x00000000, PPC_DCRUX), 6956fcf5ef2aSThomas Huth GEN_HANDLER(mtdcrux, 0x1F, 0x03, 0x0D, 0x00000000, PPC_DCRUX), 6957fcf5ef2aSThomas Huth GEN_HANDLER(dccci, 0x1F, 0x06, 0x0E, 0x03E00001, PPC_4xx_COMMON), 6958fcf5ef2aSThomas Huth GEN_HANDLER(dcread, 0x1F, 0x06, 0x0F, 0x00000001, PPC_4xx_COMMON), 6959fcf5ef2aSThomas Huth GEN_HANDLER2(icbt_40x, "icbt", 0x1F, 0x06, 0x08, 0x03E00001, PPC_40x_ICBT), 6960fcf5ef2aSThomas Huth GEN_HANDLER(iccci, 0x1F, 0x06, 0x1E, 0x00000001, PPC_4xx_COMMON), 6961fcf5ef2aSThomas Huth GEN_HANDLER(icread, 0x1F, 0x06, 0x1F, 0x03E00001, PPC_4xx_COMMON), 6962fcf5ef2aSThomas Huth GEN_HANDLER2(rfci_40x, "rfci", 0x13, 0x13, 0x01, 0x03FF8001, PPC_40x_EXCP), 6963fcf5ef2aSThomas Huth GEN_HANDLER_E(rfci, 0x13, 0x13, 0x01, 0x03FF8001, PPC_BOOKE, PPC2_BOOKE206), 6964fcf5ef2aSThomas Huth GEN_HANDLER(rfdi, 0x13, 0x07, 0x01, 0x03FF8001, PPC_RFDI), 6965fcf5ef2aSThomas Huth GEN_HANDLER(rfmci, 0x13, 0x06, 0x01, 0x03FF8001, PPC_RFMCI), 6966fcf5ef2aSThomas Huth GEN_HANDLER2(tlbre_40x, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001, PPC_40x_TLB), 6967fcf5ef2aSThomas Huth GEN_HANDLER2(tlbsx_40x, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000, PPC_40x_TLB), 6968fcf5ef2aSThomas Huth GEN_HANDLER2(tlbwe_40x, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001, PPC_40x_TLB), 6969fcf5ef2aSThomas Huth GEN_HANDLER2(tlbre_440, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001, PPC_BOOKE), 6970fcf5ef2aSThomas Huth GEN_HANDLER2(tlbsx_440, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000, PPC_BOOKE), 6971fcf5ef2aSThomas Huth GEN_HANDLER2(tlbwe_440, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001, PPC_BOOKE), 6972fcf5ef2aSThomas Huth GEN_HANDLER2_E(tlbre_booke206, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001, 6973fcf5ef2aSThomas Huth PPC_NONE, PPC2_BOOKE206), 6974fcf5ef2aSThomas Huth GEN_HANDLER2_E(tlbsx_booke206, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000, 6975fcf5ef2aSThomas Huth PPC_NONE, PPC2_BOOKE206), 6976fcf5ef2aSThomas Huth GEN_HANDLER2_E(tlbwe_booke206, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001, 6977fcf5ef2aSThomas Huth PPC_NONE, PPC2_BOOKE206), 6978fcf5ef2aSThomas Huth GEN_HANDLER2_E(tlbivax_booke206, "tlbivax", 0x1F, 0x12, 0x18, 0x00000001, 6979fcf5ef2aSThomas Huth PPC_NONE, PPC2_BOOKE206), 6980fcf5ef2aSThomas Huth GEN_HANDLER2_E(tlbilx_booke206, "tlbilx", 0x1F, 0x12, 0x00, 0x03800001, 6981fcf5ef2aSThomas Huth PPC_NONE, PPC2_BOOKE206), 6982fcf5ef2aSThomas Huth GEN_HANDLER2_E(msgsnd, "msgsnd", 0x1F, 0x0E, 0x06, 0x03ff0001, 6983fcf5ef2aSThomas Huth PPC_NONE, PPC2_PRCNTL), 6984fcf5ef2aSThomas Huth GEN_HANDLER2_E(msgclr, "msgclr", 0x1F, 0x0E, 0x07, 0x03ff0001, 6985fcf5ef2aSThomas Huth PPC_NONE, PPC2_PRCNTL), 69867af1e7b0SCédric Le Goater GEN_HANDLER2_E(msgsync, "msgsync", 0x1F, 0x16, 0x1B, 0x00000000, 69877af1e7b0SCédric Le Goater PPC_NONE, PPC2_PRCNTL), 6988fcf5ef2aSThomas Huth GEN_HANDLER(wrtee, 0x1F, 0x03, 0x04, 0x000FFC01, PPC_WRTEE), 6989fcf5ef2aSThomas Huth GEN_HANDLER(wrteei, 0x1F, 0x03, 0x05, 0x000E7C01, PPC_WRTEE), 6990fcf5ef2aSThomas Huth GEN_HANDLER(dlmzb, 0x1F, 0x0E, 0x02, 0x00000000, PPC_440_SPEC), 6991fcf5ef2aSThomas Huth GEN_HANDLER_E(mbar, 0x1F, 0x16, 0x1a, 0x001FF801, 6992fcf5ef2aSThomas Huth PPC_BOOKE, PPC2_BOOKE206), 699327a3ea7eSBALATON Zoltan GEN_HANDLER(msync_4xx, 0x1F, 0x16, 0x12, 0x039FF801, PPC_BOOKE), 6994fcf5ef2aSThomas Huth GEN_HANDLER2_E(icbt_440, "icbt", 0x1F, 0x16, 0x00, 0x03E00001, 6995fcf5ef2aSThomas Huth PPC_BOOKE, PPC2_BOOKE206), 69960c8d8c8bSBALATON Zoltan GEN_HANDLER2(icbt_440, "icbt", 0x1F, 0x06, 0x08, 0x03E00001, 69970c8d8c8bSBALATON Zoltan PPC_440_SPEC), 6998fcf5ef2aSThomas Huth GEN_HANDLER(lvsl, 0x1f, 0x06, 0x00, 0x00000001, PPC_ALTIVEC), 6999fcf5ef2aSThomas Huth GEN_HANDLER(lvsr, 0x1f, 0x06, 0x01, 0x00000001, PPC_ALTIVEC), 7000fcf5ef2aSThomas Huth GEN_HANDLER(mfvscr, 0x04, 0x2, 0x18, 0x001ff800, PPC_ALTIVEC), 7001fcf5ef2aSThomas Huth GEN_HANDLER(mtvscr, 0x04, 0x2, 0x19, 0x03ff0000, PPC_ALTIVEC), 7002fcf5ef2aSThomas Huth GEN_HANDLER(vmladduhm, 0x04, 0x11, 0xFF, 0x00000000, PPC_ALTIVEC), 7003fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7004fcf5ef2aSThomas Huth GEN_HANDLER_E(maddhd_maddhdu, 0x04, 0x18, 0xFF, 0x00000000, PPC_NONE, 7005fcf5ef2aSThomas Huth PPC2_ISA300), 7006fcf5ef2aSThomas Huth GEN_HANDLER_E(maddld, 0x04, 0x19, 0xFF, 0x00000000, PPC_NONE, PPC2_ISA300), 70075ba7ba1dSCédric Le Goater GEN_HANDLER2_E(msgsndp, "msgsndp", 0x1F, 0x0E, 0x04, 0x03ff0001, 70085ba7ba1dSCédric Le Goater PPC_NONE, PPC2_ISA207S), 70095ba7ba1dSCédric Le Goater GEN_HANDLER2_E(msgclrp, "msgclrp", 0x1F, 0x0E, 0x05, 0x03ff0001, 70105ba7ba1dSCédric Le Goater PPC_NONE, PPC2_ISA207S), 7011fcf5ef2aSThomas Huth #endif 7012fcf5ef2aSThomas Huth 7013fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_ADD 7014fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_ADD_CONST 7015fcf5ef2aSThomas Huth #define GEN_INT_ARITH_ADD(name, opc3, add_ca, compute_ca, compute_ov) \ 7016fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x0A, opc3, 0x00000000, PPC_INTEGER), 7017fcf5ef2aSThomas Huth #define GEN_INT_ARITH_ADD_CONST(name, opc3, const_val, \ 7018fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov) \ 7019fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x0A, opc3, 0x0000F800, PPC_INTEGER), 7020fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(add, 0x08, 0, 0, 0) 7021fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(addo, 0x18, 0, 0, 1) 7022fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(addc, 0x00, 0, 1, 0) 7023fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(addco, 0x10, 0, 1, 1) 7024fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(adde, 0x04, 1, 1, 0) 7025fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD(addeo, 0x14, 1, 1, 1) 7026fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD_CONST(addme, 0x07, -1LL, 1, 1, 0) 7027fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD_CONST(addmeo, 0x17, -1LL, 1, 1, 1) 70284c5920afSSuraj Jitindar Singh GEN_HANDLER_E(addex, 0x1F, 0x0A, 0x05, 0x00000000, PPC_NONE, PPC2_ISA300), 7029fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD_CONST(addze, 0x06, 0, 1, 1, 0) 7030fcf5ef2aSThomas Huth GEN_INT_ARITH_ADD_CONST(addzeo, 0x16, 0, 1, 1, 1) 7031fcf5ef2aSThomas Huth 7032fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_DIVW 7033fcf5ef2aSThomas Huth #define GEN_INT_ARITH_DIVW(name, opc3, sign, compute_ov) \ 7034fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x0B, opc3, 0x00000000, PPC_INTEGER) 7035fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwu, 0x0E, 0, 0), 7036fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwuo, 0x1E, 0, 1), 7037fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divw, 0x0F, 1, 0), 7038fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVW(divwo, 0x1F, 1, 1), 7039fcf5ef2aSThomas Huth GEN_HANDLER_E(divwe, 0x1F, 0x0B, 0x0D, 0, PPC_NONE, PPC2_DIVE_ISA206), 7040fcf5ef2aSThomas Huth GEN_HANDLER_E(divweo, 0x1F, 0x0B, 0x1D, 0, PPC_NONE, PPC2_DIVE_ISA206), 7041fcf5ef2aSThomas Huth GEN_HANDLER_E(divweu, 0x1F, 0x0B, 0x0C, 0, PPC_NONE, PPC2_DIVE_ISA206), 7042fcf5ef2aSThomas Huth GEN_HANDLER_E(divweuo, 0x1F, 0x0B, 0x1C, 0, PPC_NONE, PPC2_DIVE_ISA206), 7043fcf5ef2aSThomas Huth GEN_HANDLER_E(modsw, 0x1F, 0x0B, 0x18, 0x00000001, PPC_NONE, PPC2_ISA300), 7044fcf5ef2aSThomas Huth GEN_HANDLER_E(moduw, 0x1F, 0x0B, 0x08, 0x00000001, PPC_NONE, PPC2_ISA300), 7045fcf5ef2aSThomas Huth 7046fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7047fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_DIVD 7048fcf5ef2aSThomas Huth #define GEN_INT_ARITH_DIVD(name, opc3, sign, compute_ov) \ 7049fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x09, opc3, 0x00000000, PPC_64B) 7050fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divdu, 0x0E, 0, 0), 7051fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divduo, 0x1E, 0, 1), 7052fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divd, 0x0F, 1, 0), 7053fcf5ef2aSThomas Huth GEN_INT_ARITH_DIVD(divdo, 0x1F, 1, 1), 7054fcf5ef2aSThomas Huth 7055fcf5ef2aSThomas Huth GEN_HANDLER_E(divdeu, 0x1F, 0x09, 0x0C, 0, PPC_NONE, PPC2_DIVE_ISA206), 7056fcf5ef2aSThomas Huth GEN_HANDLER_E(divdeuo, 0x1F, 0x09, 0x1C, 0, PPC_NONE, PPC2_DIVE_ISA206), 7057fcf5ef2aSThomas Huth GEN_HANDLER_E(divde, 0x1F, 0x09, 0x0D, 0, PPC_NONE, PPC2_DIVE_ISA206), 7058fcf5ef2aSThomas Huth GEN_HANDLER_E(divdeo, 0x1F, 0x09, 0x1D, 0, PPC_NONE, PPC2_DIVE_ISA206), 7059fcf5ef2aSThomas Huth GEN_HANDLER_E(modsd, 0x1F, 0x09, 0x18, 0x00000001, PPC_NONE, PPC2_ISA300), 7060fcf5ef2aSThomas Huth GEN_HANDLER_E(modud, 0x1F, 0x09, 0x08, 0x00000001, PPC_NONE, PPC2_ISA300), 7061fcf5ef2aSThomas Huth 7062fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_MUL_HELPER 7063fcf5ef2aSThomas Huth #define GEN_INT_ARITH_MUL_HELPER(name, opc3) \ 7064fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x09, opc3, 0x00000000, PPC_64B) 7065fcf5ef2aSThomas Huth GEN_INT_ARITH_MUL_HELPER(mulhdu, 0x00), 7066fcf5ef2aSThomas Huth GEN_INT_ARITH_MUL_HELPER(mulhd, 0x02), 7067fcf5ef2aSThomas Huth GEN_INT_ARITH_MUL_HELPER(mulldo, 0x17), 7068fcf5ef2aSThomas Huth #endif 7069fcf5ef2aSThomas Huth 7070fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_SUBF 7071fcf5ef2aSThomas Huth #undef GEN_INT_ARITH_SUBF_CONST 7072fcf5ef2aSThomas Huth #define GEN_INT_ARITH_SUBF(name, opc3, add_ca, compute_ca, compute_ov) \ 7073fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x08, opc3, 0x00000000, PPC_INTEGER), 7074fcf5ef2aSThomas Huth #define GEN_INT_ARITH_SUBF_CONST(name, opc3, const_val, \ 7075fcf5ef2aSThomas Huth add_ca, compute_ca, compute_ov) \ 7076fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x08, opc3, 0x0000F800, PPC_INTEGER), 7077fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subf, 0x01, 0, 0, 0) 7078fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfo, 0x11, 0, 0, 1) 7079fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfc, 0x00, 0, 1, 0) 7080fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfco, 0x10, 0, 1, 1) 7081fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfe, 0x04, 1, 1, 0) 7082fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF(subfeo, 0x14, 1, 1, 1) 7083fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfme, 0x07, -1LL, 1, 1, 0) 7084fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfmeo, 0x17, -1LL, 1, 1, 1) 7085fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfze, 0x06, 0, 1, 1, 0) 7086fcf5ef2aSThomas Huth GEN_INT_ARITH_SUBF_CONST(subfzeo, 0x16, 0, 1, 1, 1) 7087fcf5ef2aSThomas Huth 7088fcf5ef2aSThomas Huth #undef GEN_LOGICAL1 7089fcf5ef2aSThomas Huth #undef GEN_LOGICAL2 7090fcf5ef2aSThomas Huth #define GEN_LOGICAL2(name, tcg_op, opc, type) \ 7091fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x1C, opc, 0x00000000, type) 7092fcf5ef2aSThomas Huth #define GEN_LOGICAL1(name, tcg_op, opc, type) \ 7093fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x1F, 0x1A, opc, 0x00000000, type) 7094fcf5ef2aSThomas Huth GEN_LOGICAL2(and, tcg_gen_and_tl, 0x00, PPC_INTEGER), 7095fcf5ef2aSThomas Huth GEN_LOGICAL2(andc, tcg_gen_andc_tl, 0x01, PPC_INTEGER), 7096fcf5ef2aSThomas Huth GEN_LOGICAL2(eqv, tcg_gen_eqv_tl, 0x08, PPC_INTEGER), 7097fcf5ef2aSThomas Huth GEN_LOGICAL1(extsb, tcg_gen_ext8s_tl, 0x1D, PPC_INTEGER), 7098fcf5ef2aSThomas Huth GEN_LOGICAL1(extsh, tcg_gen_ext16s_tl, 0x1C, PPC_INTEGER), 7099fcf5ef2aSThomas Huth GEN_LOGICAL2(nand, tcg_gen_nand_tl, 0x0E, PPC_INTEGER), 7100fcf5ef2aSThomas Huth GEN_LOGICAL2(nor, tcg_gen_nor_tl, 0x03, PPC_INTEGER), 7101fcf5ef2aSThomas Huth GEN_LOGICAL2(orc, tcg_gen_orc_tl, 0x0C, PPC_INTEGER), 7102fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7103fcf5ef2aSThomas Huth GEN_LOGICAL1(extsw, tcg_gen_ext32s_tl, 0x1E, PPC_64B), 7104fcf5ef2aSThomas Huth #endif 7105fcf5ef2aSThomas Huth 7106fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7107fcf5ef2aSThomas Huth #undef GEN_PPC64_R2 7108fcf5ef2aSThomas Huth #undef GEN_PPC64_R4 7109fcf5ef2aSThomas Huth #define GEN_PPC64_R2(name, opc1, opc2) \ 7110fcf5ef2aSThomas Huth GEN_HANDLER2(name##0, stringify(name), opc1, opc2, 0xFF, 0x00000000, PPC_64B),\ 7111fcf5ef2aSThomas Huth GEN_HANDLER2(name##1, stringify(name), opc1, opc2 | 0x10, 0xFF, 0x00000000, \ 7112fcf5ef2aSThomas Huth PPC_64B) 7113fcf5ef2aSThomas Huth #define GEN_PPC64_R4(name, opc1, opc2) \ 7114fcf5ef2aSThomas Huth GEN_HANDLER2(name##0, stringify(name), opc1, opc2, 0xFF, 0x00000000, PPC_64B),\ 7115fcf5ef2aSThomas Huth GEN_HANDLER2(name##1, stringify(name), opc1, opc2 | 0x01, 0xFF, 0x00000000, \ 7116fcf5ef2aSThomas Huth PPC_64B), \ 7117fcf5ef2aSThomas Huth GEN_HANDLER2(name##2, stringify(name), opc1, opc2 | 0x10, 0xFF, 0x00000000, \ 7118fcf5ef2aSThomas Huth PPC_64B), \ 7119fcf5ef2aSThomas Huth GEN_HANDLER2(name##3, stringify(name), opc1, opc2 | 0x11, 0xFF, 0x00000000, \ 7120fcf5ef2aSThomas Huth PPC_64B) 7121fcf5ef2aSThomas Huth GEN_PPC64_R4(rldicl, 0x1E, 0x00), 7122fcf5ef2aSThomas Huth GEN_PPC64_R4(rldicr, 0x1E, 0x02), 7123fcf5ef2aSThomas Huth GEN_PPC64_R4(rldic, 0x1E, 0x04), 7124fcf5ef2aSThomas Huth GEN_PPC64_R2(rldcl, 0x1E, 0x08), 7125fcf5ef2aSThomas Huth GEN_PPC64_R2(rldcr, 0x1E, 0x09), 7126fcf5ef2aSThomas Huth GEN_PPC64_R4(rldimi, 0x1E, 0x06), 7127fcf5ef2aSThomas Huth #endif 7128fcf5ef2aSThomas Huth 7129fcf5ef2aSThomas Huth #undef GEN_LDX_E 7130fcf5ef2aSThomas Huth #define GEN_LDX_E(name, ldop, opc2, opc3, type, type2, chk) \ 7131fcf5ef2aSThomas Huth GEN_HANDLER_E(name##x, 0x1F, opc2, opc3, 0x00000001, type, type2), 7132fcf5ef2aSThomas Huth 7133fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7134fcf5ef2aSThomas Huth GEN_LDX_E(ldbr, ld64ur_i64, 0x14, 0x10, PPC_NONE, PPC2_DBRX, CHK_NONE) 7135fcf5ef2aSThomas Huth 7136fcf5ef2aSThomas Huth /* HV/P7 and later only */ 7137fcf5ef2aSThomas Huth GEN_LDX_HVRM(ldcix, ld64_i64, 0x15, 0x1b, PPC_CILDST) 7138fcf5ef2aSThomas Huth GEN_LDX_HVRM(lwzcix, ld32u, 0x15, 0x18, PPC_CILDST) 7139fcf5ef2aSThomas Huth GEN_LDX_HVRM(lhzcix, ld16u, 0x15, 0x19, PPC_CILDST) 7140fcf5ef2aSThomas Huth GEN_LDX_HVRM(lbzcix, ld8u, 0x15, 0x1a, PPC_CILDST) 7141fcf5ef2aSThomas Huth #endif 7142fcf5ef2aSThomas Huth GEN_LDX(lhbr, ld16ur, 0x16, 0x18, PPC_INTEGER) 7143fcf5ef2aSThomas Huth GEN_LDX(lwbr, ld32ur, 0x16, 0x10, PPC_INTEGER) 7144fcf5ef2aSThomas Huth 714550728199SRoman Kapl /* External PID based load */ 714650728199SRoman Kapl #undef GEN_LDEPX 714750728199SRoman Kapl #define GEN_LDEPX(name, ldop, opc2, opc3) \ 714850728199SRoman Kapl GEN_HANDLER_E(name##epx, 0x1F, opc2, opc3, \ 714950728199SRoman Kapl 0x00000001, PPC_NONE, PPC2_BOOKE206), 715050728199SRoman Kapl 715150728199SRoman Kapl GEN_LDEPX(lb, DEF_MEMOP(MO_UB), 0x1F, 0x02) 715250728199SRoman Kapl GEN_LDEPX(lh, DEF_MEMOP(MO_UW), 0x1F, 0x08) 715350728199SRoman Kapl GEN_LDEPX(lw, DEF_MEMOP(MO_UL), 0x1F, 0x00) 715450728199SRoman Kapl #if defined(TARGET_PPC64) 7155fc313c64SFrédéric Pétrot GEN_LDEPX(ld, DEF_MEMOP(MO_UQ), 0x1D, 0x00) 715650728199SRoman Kapl #endif 715750728199SRoman Kapl 7158fcf5ef2aSThomas Huth #undef GEN_STX_E 7159fcf5ef2aSThomas Huth #define GEN_STX_E(name, stop, opc2, opc3, type, type2, chk) \ 71600123d3cbSBALATON Zoltan GEN_HANDLER_E(name##x, 0x1F, opc2, opc3, 0x00000000, type, type2), 7161fcf5ef2aSThomas Huth 7162fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 7163fcf5ef2aSThomas Huth GEN_STX_E(stdbr, st64r_i64, 0x14, 0x14, PPC_NONE, PPC2_DBRX, CHK_NONE) 7164fcf5ef2aSThomas Huth GEN_STX_HVRM(stdcix, st64_i64, 0x15, 0x1f, PPC_CILDST) 7165fcf5ef2aSThomas Huth GEN_STX_HVRM(stwcix, st32, 0x15, 0x1c, PPC_CILDST) 7166fcf5ef2aSThomas Huth GEN_STX_HVRM(sthcix, st16, 0x15, 0x1d, PPC_CILDST) 7167fcf5ef2aSThomas Huth GEN_STX_HVRM(stbcix, st8, 0x15, 0x1e, PPC_CILDST) 7168fcf5ef2aSThomas Huth #endif 7169fcf5ef2aSThomas Huth GEN_STX(sthbr, st16r, 0x16, 0x1C, PPC_INTEGER) 7170fcf5ef2aSThomas Huth GEN_STX(stwbr, st32r, 0x16, 0x14, PPC_INTEGER) 7171fcf5ef2aSThomas Huth 717250728199SRoman Kapl #undef GEN_STEPX 717350728199SRoman Kapl #define GEN_STEPX(name, ldop, opc2, opc3) \ 717450728199SRoman Kapl GEN_HANDLER_E(name##epx, 0x1F, opc2, opc3, \ 717550728199SRoman Kapl 0x00000001, PPC_NONE, PPC2_BOOKE206), 717650728199SRoman Kapl 717750728199SRoman Kapl GEN_STEPX(stb, DEF_MEMOP(MO_UB), 0x1F, 0x06) 717850728199SRoman Kapl GEN_STEPX(sth, DEF_MEMOP(MO_UW), 0x1F, 0x0C) 717950728199SRoman Kapl GEN_STEPX(stw, DEF_MEMOP(MO_UL), 0x1F, 0x04) 718050728199SRoman Kapl #if defined(TARGET_PPC64) 7181fc313c64SFrédéric Pétrot GEN_STEPX(std, DEF_MEMOP(MO_UQ), 0x1D, 0x04) 718250728199SRoman Kapl #endif 718350728199SRoman Kapl 7184fcf5ef2aSThomas Huth #undef GEN_CRLOGIC 7185fcf5ef2aSThomas Huth #define GEN_CRLOGIC(name, tcg_op, opc) \ 7186fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x13, 0x01, opc, 0x00000001, PPC_INTEGER) 7187fcf5ef2aSThomas Huth GEN_CRLOGIC(crand, tcg_gen_and_i32, 0x08), 7188fcf5ef2aSThomas Huth GEN_CRLOGIC(crandc, tcg_gen_andc_i32, 0x04), 7189fcf5ef2aSThomas Huth GEN_CRLOGIC(creqv, tcg_gen_eqv_i32, 0x09), 7190fcf5ef2aSThomas Huth GEN_CRLOGIC(crnand, tcg_gen_nand_i32, 0x07), 7191fcf5ef2aSThomas Huth GEN_CRLOGIC(crnor, tcg_gen_nor_i32, 0x01), 7192fcf5ef2aSThomas Huth GEN_CRLOGIC(cror, tcg_gen_or_i32, 0x0E), 7193fcf5ef2aSThomas Huth GEN_CRLOGIC(crorc, tcg_gen_orc_i32, 0x0D), 7194fcf5ef2aSThomas Huth GEN_CRLOGIC(crxor, tcg_gen_xor_i32, 0x06), 7195fcf5ef2aSThomas Huth 7196fcf5ef2aSThomas Huth #undef GEN_MAC_HANDLER 7197fcf5ef2aSThomas Huth #define GEN_MAC_HANDLER(name, opc2, opc3) \ 7198fcf5ef2aSThomas Huth GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_405_MAC) 7199fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchw, 0x0C, 0x05), 7200fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwo, 0x0C, 0x15), 7201fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchws, 0x0C, 0x07), 7202fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwso, 0x0C, 0x17), 7203fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwsu, 0x0C, 0x06), 7204fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwsuo, 0x0C, 0x16), 7205fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwu, 0x0C, 0x04), 7206fcf5ef2aSThomas Huth GEN_MAC_HANDLER(macchwuo, 0x0C, 0x14), 7207fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhw, 0x0C, 0x01), 7208fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwo, 0x0C, 0x11), 7209fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhws, 0x0C, 0x03), 7210fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwso, 0x0C, 0x13), 7211fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwsu, 0x0C, 0x02), 7212fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwsuo, 0x0C, 0x12), 7213fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwu, 0x0C, 0x00), 7214fcf5ef2aSThomas Huth GEN_MAC_HANDLER(machhwuo, 0x0C, 0x10), 7215fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhw, 0x0C, 0x0D), 7216fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwo, 0x0C, 0x1D), 7217fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhws, 0x0C, 0x0F), 7218fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwso, 0x0C, 0x1F), 7219fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwu, 0x0C, 0x0C), 7220fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwuo, 0x0C, 0x1C), 7221fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwsu, 0x0C, 0x0E), 7222fcf5ef2aSThomas Huth GEN_MAC_HANDLER(maclhwsuo, 0x0C, 0x1E), 7223fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchw, 0x0E, 0x05), 7224fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchwo, 0x0E, 0x15), 7225fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchws, 0x0E, 0x07), 7226fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmacchwso, 0x0E, 0x17), 7227fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhw, 0x0E, 0x01), 7228fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhwo, 0x0E, 0x11), 7229fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhws, 0x0E, 0x03), 7230fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmachhwso, 0x0E, 0x13), 7231fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhw, 0x0E, 0x0D), 7232fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhwo, 0x0E, 0x1D), 7233fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhws, 0x0E, 0x0F), 7234fcf5ef2aSThomas Huth GEN_MAC_HANDLER(nmaclhwso, 0x0E, 0x1F), 7235fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulchw, 0x08, 0x05), 7236fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulchwu, 0x08, 0x04), 7237fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulhhw, 0x08, 0x01), 7238fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mulhhwu, 0x08, 0x00), 7239fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mullhw, 0x08, 0x0D), 7240fcf5ef2aSThomas Huth GEN_MAC_HANDLER(mullhwu, 0x08, 0x0C), 7241fcf5ef2aSThomas Huth 7242fcf5ef2aSThomas Huth GEN_HANDLER2_E(tbegin, "tbegin", 0x1F, 0x0E, 0x14, 0x01DFF800, \ 7243fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7244fcf5ef2aSThomas Huth GEN_HANDLER2_E(tend, "tend", 0x1F, 0x0E, 0x15, 0x01FFF800, \ 7245fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7246fcf5ef2aSThomas Huth GEN_HANDLER2_E(tabort, "tabort", 0x1F, 0x0E, 0x1C, 0x03E0F800, \ 7247fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7248fcf5ef2aSThomas Huth GEN_HANDLER2_E(tabortwc, "tabortwc", 0x1F, 0x0E, 0x18, 0x00000000, \ 7249fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7250fcf5ef2aSThomas Huth GEN_HANDLER2_E(tabortwci, "tabortwci", 0x1F, 0x0E, 0x1A, 0x00000000, \ 7251fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7252fcf5ef2aSThomas Huth GEN_HANDLER2_E(tabortdc, "tabortdc", 0x1F, 0x0E, 0x19, 0x00000000, \ 7253fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7254fcf5ef2aSThomas Huth GEN_HANDLER2_E(tabortdci, "tabortdci", 0x1F, 0x0E, 0x1B, 0x00000000, \ 7255fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7256fcf5ef2aSThomas Huth GEN_HANDLER2_E(tsr, "tsr", 0x1F, 0x0E, 0x17, 0x03DFF800, \ 7257fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7258fcf5ef2aSThomas Huth GEN_HANDLER2_E(tcheck, "tcheck", 0x1F, 0x0E, 0x16, 0x007FF800, \ 7259fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7260fcf5ef2aSThomas Huth GEN_HANDLER2_E(treclaim, "treclaim", 0x1F, 0x0E, 0x1D, 0x03E0F800, \ 7261fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7262fcf5ef2aSThomas Huth GEN_HANDLER2_E(trechkpt, "trechkpt", 0x1F, 0x0E, 0x1F, 0x03FFF800, \ 7263fcf5ef2aSThomas Huth PPC_NONE, PPC2_TM), 7264fcf5ef2aSThomas Huth 7265139c1837SPaolo Bonzini #include "translate/fp-ops.c.inc" 7266fcf5ef2aSThomas Huth 7267139c1837SPaolo Bonzini #include "translate/vmx-ops.c.inc" 7268fcf5ef2aSThomas Huth 7269139c1837SPaolo Bonzini #include "translate/vsx-ops.c.inc" 7270fcf5ef2aSThomas Huth 7271139c1837SPaolo Bonzini #include "translate/spe-ops.c.inc" 7272fcf5ef2aSThomas Huth }; 7273fcf5ef2aSThomas Huth 72747468e2c8SBruno Larsen (billionai) /*****************************************************************************/ 72757468e2c8SBruno Larsen (billionai) /* Opcode types */ 72767468e2c8SBruno Larsen (billionai) enum { 72777468e2c8SBruno Larsen (billionai) PPC_DIRECT = 0, /* Opcode routine */ 72787468e2c8SBruno Larsen (billionai) PPC_INDIRECT = 1, /* Indirect opcode table */ 72797468e2c8SBruno Larsen (billionai) }; 72807468e2c8SBruno Larsen (billionai) 72817468e2c8SBruno Larsen (billionai) #define PPC_OPCODE_MASK 0x3 72827468e2c8SBruno Larsen (billionai) 72837468e2c8SBruno Larsen (billionai) static inline int is_indirect_opcode(void *handler) 72847468e2c8SBruno Larsen (billionai) { 72857468e2c8SBruno Larsen (billionai) return ((uintptr_t)handler & PPC_OPCODE_MASK) == PPC_INDIRECT; 72867468e2c8SBruno Larsen (billionai) } 72877468e2c8SBruno Larsen (billionai) 72887468e2c8SBruno Larsen (billionai) static inline opc_handler_t **ind_table(void *handler) 72897468e2c8SBruno Larsen (billionai) { 72907468e2c8SBruno Larsen (billionai) return (opc_handler_t **)((uintptr_t)handler & ~PPC_OPCODE_MASK); 72917468e2c8SBruno Larsen (billionai) } 72927468e2c8SBruno Larsen (billionai) 72937468e2c8SBruno Larsen (billionai) /* Instruction table creation */ 72947468e2c8SBruno Larsen (billionai) /* Opcodes tables creation */ 72957468e2c8SBruno Larsen (billionai) static void fill_new_table(opc_handler_t **table, int len) 72967468e2c8SBruno Larsen (billionai) { 72977468e2c8SBruno Larsen (billionai) int i; 72987468e2c8SBruno Larsen (billionai) 72997468e2c8SBruno Larsen (billionai) for (i = 0; i < len; i++) { 73007468e2c8SBruno Larsen (billionai) table[i] = &invalid_handler; 73017468e2c8SBruno Larsen (billionai) } 73027468e2c8SBruno Larsen (billionai) } 73037468e2c8SBruno Larsen (billionai) 73047468e2c8SBruno Larsen (billionai) static int create_new_table(opc_handler_t **table, unsigned char idx) 73057468e2c8SBruno Larsen (billionai) { 73067468e2c8SBruno Larsen (billionai) opc_handler_t **tmp; 73077468e2c8SBruno Larsen (billionai) 73087468e2c8SBruno Larsen (billionai) tmp = g_new(opc_handler_t *, PPC_CPU_INDIRECT_OPCODES_LEN); 73097468e2c8SBruno Larsen (billionai) fill_new_table(tmp, PPC_CPU_INDIRECT_OPCODES_LEN); 73107468e2c8SBruno Larsen (billionai) table[idx] = (opc_handler_t *)((uintptr_t)tmp | PPC_INDIRECT); 73117468e2c8SBruno Larsen (billionai) 73127468e2c8SBruno Larsen (billionai) return 0; 73137468e2c8SBruno Larsen (billionai) } 73147468e2c8SBruno Larsen (billionai) 73157468e2c8SBruno Larsen (billionai) static int insert_in_table(opc_handler_t **table, unsigned char idx, 73167468e2c8SBruno Larsen (billionai) opc_handler_t *handler) 73177468e2c8SBruno Larsen (billionai) { 73187468e2c8SBruno Larsen (billionai) if (table[idx] != &invalid_handler) { 73197468e2c8SBruno Larsen (billionai) return -1; 73207468e2c8SBruno Larsen (billionai) } 73217468e2c8SBruno Larsen (billionai) table[idx] = handler; 73227468e2c8SBruno Larsen (billionai) 73237468e2c8SBruno Larsen (billionai) return 0; 73247468e2c8SBruno Larsen (billionai) } 73257468e2c8SBruno Larsen (billionai) 73267468e2c8SBruno Larsen (billionai) static int register_direct_insn(opc_handler_t **ppc_opcodes, 73277468e2c8SBruno Larsen (billionai) unsigned char idx, opc_handler_t *handler) 73287468e2c8SBruno Larsen (billionai) { 73297468e2c8SBruno Larsen (billionai) if (insert_in_table(ppc_opcodes, idx, handler) < 0) { 73307468e2c8SBruno Larsen (billionai) printf("*** ERROR: opcode %02x already assigned in main " 73317468e2c8SBruno Larsen (billionai) "opcode table\n", idx); 73327468e2c8SBruno Larsen (billionai) return -1; 73337468e2c8SBruno Larsen (billionai) } 73347468e2c8SBruno Larsen (billionai) 73357468e2c8SBruno Larsen (billionai) return 0; 73367468e2c8SBruno Larsen (billionai) } 73377468e2c8SBruno Larsen (billionai) 73387468e2c8SBruno Larsen (billionai) static int register_ind_in_table(opc_handler_t **table, 73397468e2c8SBruno Larsen (billionai) unsigned char idx1, unsigned char idx2, 73407468e2c8SBruno Larsen (billionai) opc_handler_t *handler) 73417468e2c8SBruno Larsen (billionai) { 73427468e2c8SBruno Larsen (billionai) if (table[idx1] == &invalid_handler) { 73437468e2c8SBruno Larsen (billionai) if (create_new_table(table, idx1) < 0) { 73447468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to create indirect table " 73457468e2c8SBruno Larsen (billionai) "idx=%02x\n", idx1); 73467468e2c8SBruno Larsen (billionai) return -1; 73477468e2c8SBruno Larsen (billionai) } 73487468e2c8SBruno Larsen (billionai) } else { 73497468e2c8SBruno Larsen (billionai) if (!is_indirect_opcode(table[idx1])) { 73507468e2c8SBruno Larsen (billionai) printf("*** ERROR: idx %02x already assigned to a direct " 73517468e2c8SBruno Larsen (billionai) "opcode\n", idx1); 73527468e2c8SBruno Larsen (billionai) return -1; 73537468e2c8SBruno Larsen (billionai) } 73547468e2c8SBruno Larsen (billionai) } 73557468e2c8SBruno Larsen (billionai) if (handler != NULL && 73567468e2c8SBruno Larsen (billionai) insert_in_table(ind_table(table[idx1]), idx2, handler) < 0) { 73577468e2c8SBruno Larsen (billionai) printf("*** ERROR: opcode %02x already assigned in " 73587468e2c8SBruno Larsen (billionai) "opcode table %02x\n", idx2, idx1); 73597468e2c8SBruno Larsen (billionai) return -1; 73607468e2c8SBruno Larsen (billionai) } 73617468e2c8SBruno Larsen (billionai) 73627468e2c8SBruno Larsen (billionai) return 0; 73637468e2c8SBruno Larsen (billionai) } 73647468e2c8SBruno Larsen (billionai) 73657468e2c8SBruno Larsen (billionai) static int register_ind_insn(opc_handler_t **ppc_opcodes, 73667468e2c8SBruno Larsen (billionai) unsigned char idx1, unsigned char idx2, 73677468e2c8SBruno Larsen (billionai) opc_handler_t *handler) 73687468e2c8SBruno Larsen (billionai) { 73697468e2c8SBruno Larsen (billionai) return register_ind_in_table(ppc_opcodes, idx1, idx2, handler); 73707468e2c8SBruno Larsen (billionai) } 73717468e2c8SBruno Larsen (billionai) 73727468e2c8SBruno Larsen (billionai) static int register_dblind_insn(opc_handler_t **ppc_opcodes, 73737468e2c8SBruno Larsen (billionai) unsigned char idx1, unsigned char idx2, 73747468e2c8SBruno Larsen (billionai) unsigned char idx3, opc_handler_t *handler) 73757468e2c8SBruno Larsen (billionai) { 73767468e2c8SBruno Larsen (billionai) if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) { 73777468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to join indirect table idx " 73787468e2c8SBruno Larsen (billionai) "[%02x-%02x]\n", idx1, idx2); 73797468e2c8SBruno Larsen (billionai) return -1; 73807468e2c8SBruno Larsen (billionai) } 73817468e2c8SBruno Larsen (billionai) if (register_ind_in_table(ind_table(ppc_opcodes[idx1]), idx2, idx3, 73827468e2c8SBruno Larsen (billionai) handler) < 0) { 73837468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to insert opcode " 73847468e2c8SBruno Larsen (billionai) "[%02x-%02x-%02x]\n", idx1, idx2, idx3); 73857468e2c8SBruno Larsen (billionai) return -1; 73867468e2c8SBruno Larsen (billionai) } 73877468e2c8SBruno Larsen (billionai) 73887468e2c8SBruno Larsen (billionai) return 0; 73897468e2c8SBruno Larsen (billionai) } 73907468e2c8SBruno Larsen (billionai) 73917468e2c8SBruno Larsen (billionai) static int register_trplind_insn(opc_handler_t **ppc_opcodes, 73927468e2c8SBruno Larsen (billionai) unsigned char idx1, unsigned char idx2, 73937468e2c8SBruno Larsen (billionai) unsigned char idx3, unsigned char idx4, 73947468e2c8SBruno Larsen (billionai) opc_handler_t *handler) 73957468e2c8SBruno Larsen (billionai) { 73967468e2c8SBruno Larsen (billionai) opc_handler_t **table; 73977468e2c8SBruno Larsen (billionai) 73987468e2c8SBruno Larsen (billionai) if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) { 73997468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to join indirect table idx " 74007468e2c8SBruno Larsen (billionai) "[%02x-%02x]\n", idx1, idx2); 74017468e2c8SBruno Larsen (billionai) return -1; 74027468e2c8SBruno Larsen (billionai) } 74037468e2c8SBruno Larsen (billionai) table = ind_table(ppc_opcodes[idx1]); 74047468e2c8SBruno Larsen (billionai) if (register_ind_in_table(table, idx2, idx3, NULL) < 0) { 74057468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to join 2nd-level indirect table idx " 74067468e2c8SBruno Larsen (billionai) "[%02x-%02x-%02x]\n", idx1, idx2, idx3); 74077468e2c8SBruno Larsen (billionai) return -1; 74087468e2c8SBruno Larsen (billionai) } 74097468e2c8SBruno Larsen (billionai) table = ind_table(table[idx2]); 74107468e2c8SBruno Larsen (billionai) if (register_ind_in_table(table, idx3, idx4, handler) < 0) { 74117468e2c8SBruno Larsen (billionai) printf("*** ERROR: unable to insert opcode " 74127468e2c8SBruno Larsen (billionai) "[%02x-%02x-%02x-%02x]\n", idx1, idx2, idx3, idx4); 74137468e2c8SBruno Larsen (billionai) return -1; 74147468e2c8SBruno Larsen (billionai) } 74157468e2c8SBruno Larsen (billionai) return 0; 74167468e2c8SBruno Larsen (billionai) } 74177468e2c8SBruno Larsen (billionai) static int register_insn(opc_handler_t **ppc_opcodes, opcode_t *insn) 74187468e2c8SBruno Larsen (billionai) { 74197468e2c8SBruno Larsen (billionai) if (insn->opc2 != 0xFF) { 74207468e2c8SBruno Larsen (billionai) if (insn->opc3 != 0xFF) { 74217468e2c8SBruno Larsen (billionai) if (insn->opc4 != 0xFF) { 74227468e2c8SBruno Larsen (billionai) if (register_trplind_insn(ppc_opcodes, insn->opc1, insn->opc2, 74237468e2c8SBruno Larsen (billionai) insn->opc3, insn->opc4, 74247468e2c8SBruno Larsen (billionai) &insn->handler) < 0) { 74257468e2c8SBruno Larsen (billionai) return -1; 74267468e2c8SBruno Larsen (billionai) } 74277468e2c8SBruno Larsen (billionai) } else { 74287468e2c8SBruno Larsen (billionai) if (register_dblind_insn(ppc_opcodes, insn->opc1, insn->opc2, 74297468e2c8SBruno Larsen (billionai) insn->opc3, &insn->handler) < 0) { 74307468e2c8SBruno Larsen (billionai) return -1; 74317468e2c8SBruno Larsen (billionai) } 74327468e2c8SBruno Larsen (billionai) } 74337468e2c8SBruno Larsen (billionai) } else { 74347468e2c8SBruno Larsen (billionai) if (register_ind_insn(ppc_opcodes, insn->opc1, 74357468e2c8SBruno Larsen (billionai) insn->opc2, &insn->handler) < 0) { 74367468e2c8SBruno Larsen (billionai) return -1; 74377468e2c8SBruno Larsen (billionai) } 74387468e2c8SBruno Larsen (billionai) } 74397468e2c8SBruno Larsen (billionai) } else { 74407468e2c8SBruno Larsen (billionai) if (register_direct_insn(ppc_opcodes, insn->opc1, &insn->handler) < 0) { 74417468e2c8SBruno Larsen (billionai) return -1; 74427468e2c8SBruno Larsen (billionai) } 74437468e2c8SBruno Larsen (billionai) } 74447468e2c8SBruno Larsen (billionai) 74457468e2c8SBruno Larsen (billionai) return 0; 74467468e2c8SBruno Larsen (billionai) } 74477468e2c8SBruno Larsen (billionai) 74487468e2c8SBruno Larsen (billionai) static int test_opcode_table(opc_handler_t **table, int len) 74497468e2c8SBruno Larsen (billionai) { 74507468e2c8SBruno Larsen (billionai) int i, count, tmp; 74517468e2c8SBruno Larsen (billionai) 74527468e2c8SBruno Larsen (billionai) for (i = 0, count = 0; i < len; i++) { 74537468e2c8SBruno Larsen (billionai) /* Consistency fixup */ 74547468e2c8SBruno Larsen (billionai) if (table[i] == NULL) { 74557468e2c8SBruno Larsen (billionai) table[i] = &invalid_handler; 74567468e2c8SBruno Larsen (billionai) } 74577468e2c8SBruno Larsen (billionai) if (table[i] != &invalid_handler) { 74587468e2c8SBruno Larsen (billionai) if (is_indirect_opcode(table[i])) { 74597468e2c8SBruno Larsen (billionai) tmp = test_opcode_table(ind_table(table[i]), 74607468e2c8SBruno Larsen (billionai) PPC_CPU_INDIRECT_OPCODES_LEN); 74617468e2c8SBruno Larsen (billionai) if (tmp == 0) { 74627468e2c8SBruno Larsen (billionai) free(table[i]); 74637468e2c8SBruno Larsen (billionai) table[i] = &invalid_handler; 74647468e2c8SBruno Larsen (billionai) } else { 74657468e2c8SBruno Larsen (billionai) count++; 74667468e2c8SBruno Larsen (billionai) } 74677468e2c8SBruno Larsen (billionai) } else { 74687468e2c8SBruno Larsen (billionai) count++; 74697468e2c8SBruno Larsen (billionai) } 74707468e2c8SBruno Larsen (billionai) } 74717468e2c8SBruno Larsen (billionai) } 74727468e2c8SBruno Larsen (billionai) 74737468e2c8SBruno Larsen (billionai) return count; 74747468e2c8SBruno Larsen (billionai) } 74757468e2c8SBruno Larsen (billionai) 74767468e2c8SBruno Larsen (billionai) static void fix_opcode_tables(opc_handler_t **ppc_opcodes) 74777468e2c8SBruno Larsen (billionai) { 74787468e2c8SBruno Larsen (billionai) if (test_opcode_table(ppc_opcodes, PPC_CPU_OPCODES_LEN) == 0) { 74797468e2c8SBruno Larsen (billionai) printf("*** WARNING: no opcode defined !\n"); 74807468e2c8SBruno Larsen (billionai) } 74817468e2c8SBruno Larsen (billionai) } 74827468e2c8SBruno Larsen (billionai) 74837468e2c8SBruno Larsen (billionai) /*****************************************************************************/ 74847468e2c8SBruno Larsen (billionai) void create_ppc_opcodes(PowerPCCPU *cpu, Error **errp) 74857468e2c8SBruno Larsen (billionai) { 74867468e2c8SBruno Larsen (billionai) PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); 74877468e2c8SBruno Larsen (billionai) opcode_t *opc; 74887468e2c8SBruno Larsen (billionai) 74897468e2c8SBruno Larsen (billionai) fill_new_table(cpu->opcodes, PPC_CPU_OPCODES_LEN); 74907468e2c8SBruno Larsen (billionai) for (opc = opcodes; opc < &opcodes[ARRAY_SIZE(opcodes)]; opc++) { 74917468e2c8SBruno Larsen (billionai) if (((opc->handler.type & pcc->insns_flags) != 0) || 74927468e2c8SBruno Larsen (billionai) ((opc->handler.type2 & pcc->insns_flags2) != 0)) { 74937468e2c8SBruno Larsen (billionai) if (register_insn(cpu->opcodes, opc) < 0) { 74947468e2c8SBruno Larsen (billionai) error_setg(errp, "ERROR initializing PowerPC instruction " 74957468e2c8SBruno Larsen (billionai) "0x%02x 0x%02x 0x%02x", opc->opc1, opc->opc2, 74967468e2c8SBruno Larsen (billionai) opc->opc3); 74977468e2c8SBruno Larsen (billionai) return; 74987468e2c8SBruno Larsen (billionai) } 74997468e2c8SBruno Larsen (billionai) } 75007468e2c8SBruno Larsen (billionai) } 75017468e2c8SBruno Larsen (billionai) fix_opcode_tables(cpu->opcodes); 75027468e2c8SBruno Larsen (billionai) fflush(stdout); 75037468e2c8SBruno Larsen (billionai) fflush(stderr); 75047468e2c8SBruno Larsen (billionai) } 75057468e2c8SBruno Larsen (billionai) 75067468e2c8SBruno Larsen (billionai) void destroy_ppc_opcodes(PowerPCCPU *cpu) 75077468e2c8SBruno Larsen (billionai) { 75087468e2c8SBruno Larsen (billionai) opc_handler_t **table, **table_2; 75097468e2c8SBruno Larsen (billionai) int i, j, k; 75107468e2c8SBruno Larsen (billionai) 75117468e2c8SBruno Larsen (billionai) for (i = 0; i < PPC_CPU_OPCODES_LEN; i++) { 75127468e2c8SBruno Larsen (billionai) if (cpu->opcodes[i] == &invalid_handler) { 75137468e2c8SBruno Larsen (billionai) continue; 75147468e2c8SBruno Larsen (billionai) } 75157468e2c8SBruno Larsen (billionai) if (is_indirect_opcode(cpu->opcodes[i])) { 75167468e2c8SBruno Larsen (billionai) table = ind_table(cpu->opcodes[i]); 75177468e2c8SBruno Larsen (billionai) for (j = 0; j < PPC_CPU_INDIRECT_OPCODES_LEN; j++) { 75187468e2c8SBruno Larsen (billionai) if (table[j] == &invalid_handler) { 75197468e2c8SBruno Larsen (billionai) continue; 75207468e2c8SBruno Larsen (billionai) } 75217468e2c8SBruno Larsen (billionai) if (is_indirect_opcode(table[j])) { 75227468e2c8SBruno Larsen (billionai) table_2 = ind_table(table[j]); 75237468e2c8SBruno Larsen (billionai) for (k = 0; k < PPC_CPU_INDIRECT_OPCODES_LEN; k++) { 75247468e2c8SBruno Larsen (billionai) if (table_2[k] != &invalid_handler && 75257468e2c8SBruno Larsen (billionai) is_indirect_opcode(table_2[k])) { 75267468e2c8SBruno Larsen (billionai) g_free((opc_handler_t *)((uintptr_t)table_2[k] & 75277468e2c8SBruno Larsen (billionai) ~PPC_INDIRECT)); 75287468e2c8SBruno Larsen (billionai) } 75297468e2c8SBruno Larsen (billionai) } 75307468e2c8SBruno Larsen (billionai) g_free((opc_handler_t *)((uintptr_t)table[j] & 75317468e2c8SBruno Larsen (billionai) ~PPC_INDIRECT)); 75327468e2c8SBruno Larsen (billionai) } 75337468e2c8SBruno Larsen (billionai) } 75347468e2c8SBruno Larsen (billionai) g_free((opc_handler_t *)((uintptr_t)cpu->opcodes[i] & 75357468e2c8SBruno Larsen (billionai) ~PPC_INDIRECT)); 75367468e2c8SBruno Larsen (billionai) } 75377468e2c8SBruno Larsen (billionai) } 75387468e2c8SBruno Larsen (billionai) } 75397468e2c8SBruno Larsen (billionai) 75407468e2c8SBruno Larsen (billionai) int ppc_fixup_cpu(PowerPCCPU *cpu) 75417468e2c8SBruno Larsen (billionai) { 75427468e2c8SBruno Larsen (billionai) CPUPPCState *env = &cpu->env; 75437468e2c8SBruno Larsen (billionai) 75447468e2c8SBruno Larsen (billionai) /* 75457468e2c8SBruno Larsen (billionai) * TCG doesn't (yet) emulate some groups of instructions that are 75467468e2c8SBruno Larsen (billionai) * implemented on some otherwise supported CPUs (e.g. VSX and 75477468e2c8SBruno Larsen (billionai) * decimal floating point instructions on POWER7). We remove 75487468e2c8SBruno Larsen (billionai) * unsupported instruction groups from the cpu state's instruction 75497468e2c8SBruno Larsen (billionai) * masks and hope the guest can cope. For at least the pseries 75507468e2c8SBruno Larsen (billionai) * machine, the unavailability of these instructions can be 75517468e2c8SBruno Larsen (billionai) * advertised to the guest via the device tree. 75527468e2c8SBruno Larsen (billionai) */ 75537468e2c8SBruno Larsen (billionai) if ((env->insns_flags & ~PPC_TCG_INSNS) 75547468e2c8SBruno Larsen (billionai) || (env->insns_flags2 & ~PPC_TCG_INSNS2)) { 75557468e2c8SBruno Larsen (billionai) warn_report("Disabling some instructions which are not " 75567468e2c8SBruno Larsen (billionai) "emulated by TCG (0x%" PRIx64 ", 0x%" PRIx64 ")", 75577468e2c8SBruno Larsen (billionai) env->insns_flags & ~PPC_TCG_INSNS, 75587468e2c8SBruno Larsen (billionai) env->insns_flags2 & ~PPC_TCG_INSNS2); 75597468e2c8SBruno Larsen (billionai) } 75607468e2c8SBruno Larsen (billionai) env->insns_flags &= PPC_TCG_INSNS; 75617468e2c8SBruno Larsen (billionai) env->insns_flags2 &= PPC_TCG_INSNS2; 75627468e2c8SBruno Larsen (billionai) return 0; 75637468e2c8SBruno Larsen (billionai) } 75647468e2c8SBruno Larsen (billionai) 7565624cb07fSRichard Henderson static bool decode_legacy(PowerPCCPU *cpu, DisasContext *ctx, uint32_t insn) 7566624cb07fSRichard Henderson { 7567624cb07fSRichard Henderson opc_handler_t **table, *handler; 7568624cb07fSRichard Henderson uint32_t inval; 7569624cb07fSRichard Henderson 7570624cb07fSRichard Henderson ctx->opcode = insn; 7571624cb07fSRichard Henderson 7572624cb07fSRichard Henderson LOG_DISAS("translate opcode %08x (%02x %02x %02x %02x) (%s)\n", 7573624cb07fSRichard Henderson insn, opc1(insn), opc2(insn), opc3(insn), opc4(insn), 7574624cb07fSRichard Henderson ctx->le_mode ? "little" : "big"); 7575624cb07fSRichard Henderson 7576624cb07fSRichard Henderson table = cpu->opcodes; 7577624cb07fSRichard Henderson handler = table[opc1(insn)]; 7578624cb07fSRichard Henderson if (is_indirect_opcode(handler)) { 7579624cb07fSRichard Henderson table = ind_table(handler); 7580624cb07fSRichard Henderson handler = table[opc2(insn)]; 7581624cb07fSRichard Henderson if (is_indirect_opcode(handler)) { 7582624cb07fSRichard Henderson table = ind_table(handler); 7583624cb07fSRichard Henderson handler = table[opc3(insn)]; 7584624cb07fSRichard Henderson if (is_indirect_opcode(handler)) { 7585624cb07fSRichard Henderson table = ind_table(handler); 7586624cb07fSRichard Henderson handler = table[opc4(insn)]; 7587624cb07fSRichard Henderson } 7588624cb07fSRichard Henderson } 7589624cb07fSRichard Henderson } 7590624cb07fSRichard Henderson 7591624cb07fSRichard Henderson /* Is opcode *REALLY* valid ? */ 7592624cb07fSRichard Henderson if (unlikely(handler->handler == &gen_invalid)) { 7593624cb07fSRichard Henderson qemu_log_mask(LOG_GUEST_ERROR, "invalid/unsupported opcode: " 7594624cb07fSRichard Henderson "%02x - %02x - %02x - %02x (%08x) " 7595624cb07fSRichard Henderson TARGET_FMT_lx "\n", 7596624cb07fSRichard Henderson opc1(insn), opc2(insn), opc3(insn), opc4(insn), 7597624cb07fSRichard Henderson insn, ctx->cia); 7598624cb07fSRichard Henderson return false; 7599624cb07fSRichard Henderson } 7600624cb07fSRichard Henderson 7601624cb07fSRichard Henderson if (unlikely(handler->type & (PPC_SPE | PPC_SPE_SINGLE | PPC_SPE_DOUBLE) 7602624cb07fSRichard Henderson && Rc(insn))) { 7603624cb07fSRichard Henderson inval = handler->inval2; 7604624cb07fSRichard Henderson } else { 7605624cb07fSRichard Henderson inval = handler->inval1; 7606624cb07fSRichard Henderson } 7607624cb07fSRichard Henderson 7608624cb07fSRichard Henderson if (unlikely((insn & inval) != 0)) { 7609624cb07fSRichard Henderson qemu_log_mask(LOG_GUEST_ERROR, "invalid bits: %08x for opcode: " 7610624cb07fSRichard Henderson "%02x - %02x - %02x - %02x (%08x) " 7611624cb07fSRichard Henderson TARGET_FMT_lx "\n", insn & inval, 7612624cb07fSRichard Henderson opc1(insn), opc2(insn), opc3(insn), opc4(insn), 7613624cb07fSRichard Henderson insn, ctx->cia); 7614624cb07fSRichard Henderson return false; 7615624cb07fSRichard Henderson } 7616624cb07fSRichard Henderson 7617624cb07fSRichard Henderson handler->handler(ctx); 7618624cb07fSRichard Henderson return true; 7619624cb07fSRichard Henderson } 7620624cb07fSRichard Henderson 7621b542683dSEmilio G. Cota static void ppc_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs) 7622fcf5ef2aSThomas Huth { 7623b0c2d521SEmilio G. Cota DisasContext *ctx = container_of(dcbase, DisasContext, base); 76249c489ea6SLluís Vilanova CPUPPCState *env = cs->env_ptr; 76252df4fe7aSRichard Henderson uint32_t hflags = ctx->base.tb->flags; 7626fcf5ef2aSThomas Huth 7627b0c2d521SEmilio G. Cota ctx->spr_cb = env->spr_cb; 76282df4fe7aSRichard Henderson ctx->pr = (hflags >> HFLAGS_PR) & 1; 7629d764184dSRichard Henderson ctx->mem_idx = (hflags >> HFLAGS_DMMU_IDX) & 7; 76302df4fe7aSRichard Henderson ctx->dr = (hflags >> HFLAGS_DR) & 1; 76312df4fe7aSRichard Henderson ctx->hv = (hflags >> HFLAGS_HV) & 1; 7632b0c2d521SEmilio G. Cota ctx->insns_flags = env->insns_flags; 7633b0c2d521SEmilio G. Cota ctx->insns_flags2 = env->insns_flags2; 7634b0c2d521SEmilio G. Cota ctx->access_type = -1; 7635d57d72a8SGreg Kurz ctx->need_access_type = !mmu_is_64bit(env->mmu_model); 76362df4fe7aSRichard Henderson ctx->le_mode = (hflags >> HFLAGS_LE) & 1; 7637b0c2d521SEmilio G. Cota ctx->default_tcg_memop_mask = ctx->le_mode ? MO_LE : MO_BE; 76380e3bf489SRoman Kapl ctx->flags = env->flags; 7639fcf5ef2aSThomas Huth #if defined(TARGET_PPC64) 76402df4fe7aSRichard Henderson ctx->sf_mode = (hflags >> HFLAGS_64) & 1; 7641b0c2d521SEmilio G. Cota ctx->has_cfar = !!(env->flags & POWERPC_FLAG_CFAR); 7642fcf5ef2aSThomas Huth #endif 7643e69ba2b4SDavid Gibson ctx->lazy_tlb_flush = env->mmu_model == POWERPC_MMU_32B 7644d55dfd44SStephane Duverger || env->mmu_model & POWERPC_MMU_64; 7645fcf5ef2aSThomas Huth 76462df4fe7aSRichard Henderson ctx->fpu_enabled = (hflags >> HFLAGS_FP) & 1; 76472df4fe7aSRichard Henderson ctx->spe_enabled = (hflags >> HFLAGS_SPE) & 1; 76482df4fe7aSRichard Henderson ctx->altivec_enabled = (hflags >> HFLAGS_VR) & 1; 76492df4fe7aSRichard Henderson ctx->vsx_enabled = (hflags >> HFLAGS_VSX) & 1; 76502df4fe7aSRichard Henderson ctx->tm_enabled = (hflags >> HFLAGS_TM) & 1; 7651f03de3b4SRichard Henderson ctx->gtse = (hflags >> HFLAGS_GTSE) & 1; 76521db3632aSMatheus Ferst ctx->hr = (hflags >> HFLAGS_HR) & 1; 7653f7460df2SDaniel Henrique Barboza ctx->mmcr0_pmcc0 = (hflags >> HFLAGS_PMCC0) & 1; 7654f7460df2SDaniel Henrique Barboza ctx->mmcr0_pmcc1 = (hflags >> HFLAGS_PMCC1) & 1; 765546d396bdSDaniel Henrique Barboza ctx->pmu_insn_cnt = (hflags >> HFLAGS_INSN_CNT) & 1; 76562df4fe7aSRichard Henderson 7657b0c2d521SEmilio G. Cota ctx->singlestep_enabled = 0; 76582df4fe7aSRichard Henderson if ((hflags >> HFLAGS_SE) & 1) { 76592df4fe7aSRichard Henderson ctx->singlestep_enabled |= CPU_SINGLE_STEP; 76609498d103SRichard Henderson ctx->base.max_insns = 1; 7661efe843d8SDavid Gibson } 76622df4fe7aSRichard Henderson if ((hflags >> HFLAGS_BE) & 1) { 7663b0c2d521SEmilio G. Cota ctx->singlestep_enabled |= CPU_BRANCH_STEP; 7664efe843d8SDavid Gibson } 766513b45575SRichard Henderson } 7666fcf5ef2aSThomas Huth 7667b0c2d521SEmilio G. Cota static void ppc_tr_tb_start(DisasContextBase *db, CPUState *cs) 7668b0c2d521SEmilio G. Cota { 7669b0c2d521SEmilio G. Cota } 7670fcf5ef2aSThomas Huth 7671b0c2d521SEmilio G. Cota static void ppc_tr_insn_start(DisasContextBase *dcbase, CPUState *cs) 7672b0c2d521SEmilio G. Cota { 7673b0c2d521SEmilio G. Cota tcg_gen_insn_start(dcbase->pc_next); 7674b0c2d521SEmilio G. Cota } 7675b0c2d521SEmilio G. Cota 767699082815SRichard Henderson static bool is_prefix_insn(DisasContext *ctx, uint32_t insn) 767799082815SRichard Henderson { 767899082815SRichard Henderson REQUIRE_INSNS_FLAGS2(ctx, ISA310); 767999082815SRichard Henderson return opc1(insn) == 1; 768099082815SRichard Henderson } 768199082815SRichard Henderson 7682b0c2d521SEmilio G. Cota static void ppc_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs) 7683b0c2d521SEmilio G. Cota { 7684b0c2d521SEmilio G. Cota DisasContext *ctx = container_of(dcbase, DisasContext, base); 768528876bf2SAlex Bennée PowerPCCPU *cpu = POWERPC_CPU(cs); 7686b0c2d521SEmilio G. Cota CPUPPCState *env = cs->env_ptr; 768799082815SRichard Henderson target_ulong pc; 7688624cb07fSRichard Henderson uint32_t insn; 7689624cb07fSRichard Henderson bool ok; 7690b0c2d521SEmilio G. Cota 7691fcf5ef2aSThomas Huth LOG_DISAS("----------------\n"); 7692fcf5ef2aSThomas Huth LOG_DISAS("nip=" TARGET_FMT_lx " super=%d ir=%d\n", 7693b0c2d521SEmilio G. Cota ctx->base.pc_next, ctx->mem_idx, (int)msr_ir); 7694b0c2d521SEmilio G. Cota 769599082815SRichard Henderson ctx->cia = pc = ctx->base.pc_next; 76964e116893SIlya Leoshkevich insn = translator_ldl_swap(env, dcbase, pc, need_byteswap(ctx)); 769799082815SRichard Henderson ctx->base.pc_next = pc += 4; 7698fcf5ef2aSThomas Huth 769999082815SRichard Henderson if (!is_prefix_insn(ctx, insn)) { 770099082815SRichard Henderson ok = (decode_insn32(ctx, insn) || 770199082815SRichard Henderson decode_legacy(cpu, ctx, insn)); 770299082815SRichard Henderson } else if ((pc & 63) == 0) { 770399082815SRichard Henderson /* 770499082815SRichard Henderson * Power v3.1, section 1.9 Exceptions: 770599082815SRichard Henderson * attempt to execute a prefixed instruction that crosses a 770699082815SRichard Henderson * 64-byte address boundary (system alignment error). 770799082815SRichard Henderson */ 770899082815SRichard Henderson gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_INSN); 770999082815SRichard Henderson ok = true; 771099082815SRichard Henderson } else { 77114e116893SIlya Leoshkevich uint32_t insn2 = translator_ldl_swap(env, dcbase, pc, 77124e116893SIlya Leoshkevich need_byteswap(ctx)); 771399082815SRichard Henderson ctx->base.pc_next = pc += 4; 771499082815SRichard Henderson ok = decode_insn64(ctx, deposit64(insn2, 32, 32, insn)); 771599082815SRichard Henderson } 7716624cb07fSRichard Henderson if (!ok) { 7717624cb07fSRichard Henderson gen_invalid(ctx); 7718fcf5ef2aSThomas Huth } 7719624cb07fSRichard Henderson 772064a0f644SRichard Henderson /* End the TB when crossing a page boundary. */ 772199082815SRichard Henderson if (ctx->base.is_jmp == DISAS_NEXT && !(pc & ~TARGET_PAGE_MASK)) { 772264a0f644SRichard Henderson ctx->base.is_jmp = DISAS_TOO_MANY; 772364a0f644SRichard Henderson } 772464a0f644SRichard Henderson 772551eb7b1dSRichard Henderson translator_loop_temp_check(&ctx->base); 7726fcf5ef2aSThomas Huth } 7727b0c2d521SEmilio G. Cota 7728b0c2d521SEmilio G. Cota static void ppc_tr_tb_stop(DisasContextBase *dcbase, CPUState *cs) 7729b0c2d521SEmilio G. Cota { 7730b0c2d521SEmilio G. Cota DisasContext *ctx = container_of(dcbase, DisasContext, base); 7731a9b5b3d0SRichard Henderson DisasJumpType is_jmp = ctx->base.is_jmp; 7732a9b5b3d0SRichard Henderson target_ulong nip = ctx->base.pc_next; 7733b0c2d521SEmilio G. Cota 7734a9b5b3d0SRichard Henderson if (is_jmp == DISAS_NORETURN) { 7735a9b5b3d0SRichard Henderson /* We have already exited the TB. */ 77363d8a5b69SRichard Henderson return; 77373d8a5b69SRichard Henderson } 77383d8a5b69SRichard Henderson 7739a9b5b3d0SRichard Henderson /* Honor single stepping. */ 77409498d103SRichard Henderson if (unlikely(ctx->singlestep_enabled & CPU_SINGLE_STEP) 77419498d103SRichard Henderson && (nip <= 0x100 || nip > 0xf00)) { 7742a9b5b3d0SRichard Henderson switch (is_jmp) { 7743a9b5b3d0SRichard Henderson case DISAS_TOO_MANY: 7744a9b5b3d0SRichard Henderson case DISAS_EXIT_UPDATE: 7745a9b5b3d0SRichard Henderson case DISAS_CHAIN_UPDATE: 7746a9b5b3d0SRichard Henderson gen_update_nip(ctx, nip); 7747a9b5b3d0SRichard Henderson break; 7748a9b5b3d0SRichard Henderson case DISAS_EXIT: 7749a9b5b3d0SRichard Henderson case DISAS_CHAIN: 7750a9b5b3d0SRichard Henderson break; 7751a9b5b3d0SRichard Henderson default: 7752a9b5b3d0SRichard Henderson g_assert_not_reached(); 7753fcf5ef2aSThomas Huth } 775413b45575SRichard Henderson 7755a9b5b3d0SRichard Henderson gen_debug_exception(ctx); 7756a9b5b3d0SRichard Henderson return; 7757a9b5b3d0SRichard Henderson } 7758a9b5b3d0SRichard Henderson 7759a9b5b3d0SRichard Henderson switch (is_jmp) { 7760a9b5b3d0SRichard Henderson case DISAS_TOO_MANY: 7761a9b5b3d0SRichard Henderson if (use_goto_tb(ctx, nip)) { 776246d396bdSDaniel Henrique Barboza pmu_count_insns(ctx); 7763a9b5b3d0SRichard Henderson tcg_gen_goto_tb(0); 7764a9b5b3d0SRichard Henderson gen_update_nip(ctx, nip); 7765a9b5b3d0SRichard Henderson tcg_gen_exit_tb(ctx->base.tb, 0); 7766a9b5b3d0SRichard Henderson break; 7767a9b5b3d0SRichard Henderson } 7768a9b5b3d0SRichard Henderson /* fall through */ 7769a9b5b3d0SRichard Henderson case DISAS_CHAIN_UPDATE: 7770a9b5b3d0SRichard Henderson gen_update_nip(ctx, nip); 7771a9b5b3d0SRichard Henderson /* fall through */ 7772a9b5b3d0SRichard Henderson case DISAS_CHAIN: 777346d396bdSDaniel Henrique Barboza /* 777446d396bdSDaniel Henrique Barboza * tcg_gen_lookup_and_goto_ptr will exit the TB if 777546d396bdSDaniel Henrique Barboza * CF_NO_GOTO_PTR is set. Count insns now. 777646d396bdSDaniel Henrique Barboza */ 777746d396bdSDaniel Henrique Barboza if (ctx->base.tb->flags & CF_NO_GOTO_PTR) { 777846d396bdSDaniel Henrique Barboza pmu_count_insns(ctx); 777946d396bdSDaniel Henrique Barboza } 778046d396bdSDaniel Henrique Barboza 7781a9b5b3d0SRichard Henderson tcg_gen_lookup_and_goto_ptr(); 7782a9b5b3d0SRichard Henderson break; 7783a9b5b3d0SRichard Henderson 7784a9b5b3d0SRichard Henderson case DISAS_EXIT_UPDATE: 7785a9b5b3d0SRichard Henderson gen_update_nip(ctx, nip); 7786a9b5b3d0SRichard Henderson /* fall through */ 7787a9b5b3d0SRichard Henderson case DISAS_EXIT: 778846d396bdSDaniel Henrique Barboza pmu_count_insns(ctx); 778907ea28b4SRichard Henderson tcg_gen_exit_tb(NULL, 0); 7790a9b5b3d0SRichard Henderson break; 7791a9b5b3d0SRichard Henderson 7792a9b5b3d0SRichard Henderson default: 7793a9b5b3d0SRichard Henderson g_assert_not_reached(); 7794fcf5ef2aSThomas Huth } 7795fcf5ef2aSThomas Huth } 7796b0c2d521SEmilio G. Cota 7797b0c2d521SEmilio G. Cota static void ppc_tr_disas_log(const DisasContextBase *dcbase, CPUState *cs) 7798b0c2d521SEmilio G. Cota { 7799b0c2d521SEmilio G. Cota qemu_log("IN: %s\n", lookup_symbol(dcbase->pc_first)); 7800b0c2d521SEmilio G. Cota log_target_disas(cs, dcbase->pc_first, dcbase->tb->size); 7801b0c2d521SEmilio G. Cota } 7802b0c2d521SEmilio G. Cota 7803b0c2d521SEmilio G. Cota static const TranslatorOps ppc_tr_ops = { 7804b0c2d521SEmilio G. Cota .init_disas_context = ppc_tr_init_disas_context, 7805b0c2d521SEmilio G. Cota .tb_start = ppc_tr_tb_start, 7806b0c2d521SEmilio G. Cota .insn_start = ppc_tr_insn_start, 7807b0c2d521SEmilio G. Cota .translate_insn = ppc_tr_translate_insn, 7808b0c2d521SEmilio G. Cota .tb_stop = ppc_tr_tb_stop, 7809b0c2d521SEmilio G. Cota .disas_log = ppc_tr_disas_log, 7810b0c2d521SEmilio G. Cota }; 7811b0c2d521SEmilio G. Cota 78128b86d6d2SRichard Henderson void gen_intermediate_code(CPUState *cs, TranslationBlock *tb, int max_insns) 7813b0c2d521SEmilio G. Cota { 7814b0c2d521SEmilio G. Cota DisasContext ctx; 7815b0c2d521SEmilio G. Cota 78168b86d6d2SRichard Henderson translator_loop(&ppc_tr_ops, &ctx.base, cs, tb, max_insns); 7817fcf5ef2aSThomas Huth } 7818fcf5ef2aSThomas Huth 7819fcf5ef2aSThomas Huth void restore_state_to_opc(CPUPPCState *env, TranslationBlock *tb, 7820fcf5ef2aSThomas Huth target_ulong *data) 7821fcf5ef2aSThomas Huth { 7822fcf5ef2aSThomas Huth env->nip = data[0]; 7823fcf5ef2aSThomas Huth } 7824