1 /* 2 * HPPA emulation cpu translation for qemu. 3 * 4 * Copyright (c) 2016 Richard Henderson <rth@twiddle.net> 5 * 6 * This library is free software; you can redistribute it and/or 7 * modify it under the terms of the GNU Lesser General Public 8 * License as published by the Free Software Foundation; either 9 * version 2.1 of the License, or (at your option) any later version. 10 * 11 * This library is distributed in the hope that it will be useful, 12 * but WITHOUT ANY WARRANTY; without even the implied warranty of 13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU 14 * Lesser General Public License for more details. 15 * 16 * You should have received a copy of the GNU Lesser General Public 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>. 18 */ 19 20 #include "qemu/osdep.h" 21 #include "cpu.h" 22 #include "disas/disas.h" 23 #include "qemu/host-utils.h" 24 #include "exec/exec-all.h" 25 #include "tcg/tcg-op.h" 26 #include "tcg/tcg-op-gvec.h" 27 #include "exec/helper-proto.h" 28 #include "exec/helper-gen.h" 29 #include "exec/translator.h" 30 #include "exec/log.h" 31 32 #define HELPER_H "helper.h" 33 #include "exec/helper-info.c.inc" 34 #undef HELPER_H 35 36 /* Choose to use explicit sizes within this file. */ 37 #undef tcg_temp_new 38 39 typedef struct DisasCond { 40 TCGCond c; 41 TCGv_i64 a0, a1; 42 } DisasCond; 43 44 typedef struct DisasContext { 45 DisasContextBase base; 46 CPUState *cs; 47 48 uint64_t iaoq_f; 49 uint64_t iaoq_b; 50 uint64_t iaoq_n; 51 TCGv_i64 iaoq_n_var; 52 53 DisasCond null_cond; 54 TCGLabel *null_lab; 55 56 uint32_t insn; 57 uint32_t tb_flags; 58 int mmu_idx; 59 int privilege; 60 bool psw_n_nonzero; 61 bool is_pa20; 62 63 #ifdef CONFIG_USER_ONLY 64 MemOp unalign; 65 #endif 66 } DisasContext; 67 68 #ifdef CONFIG_USER_ONLY 69 #define UNALIGN(C) (C)->unalign 70 #else 71 #define UNALIGN(C) MO_ALIGN 72 #endif 73 74 /* Note that ssm/rsm instructions number PSW_W and PSW_E differently. */ 75 static int expand_sm_imm(DisasContext *ctx, int val) 76 { 77 if (val & PSW_SM_E) { 78 val = (val & ~PSW_SM_E) | PSW_E; 79 } 80 if (val & PSW_SM_W) { 81 val = (val & ~PSW_SM_W) | PSW_W; 82 } 83 return val; 84 } 85 86 /* Inverted space register indicates 0 means sr0 not inferred from base. */ 87 static int expand_sr3x(DisasContext *ctx, int val) 88 { 89 return ~val; 90 } 91 92 /* Convert the M:A bits within a memory insn to the tri-state value 93 we use for the final M. */ 94 static int ma_to_m(DisasContext *ctx, int val) 95 { 96 return val & 2 ? (val & 1 ? -1 : 1) : 0; 97 } 98 99 /* Convert the sign of the displacement to a pre or post-modify. */ 100 static int pos_to_m(DisasContext *ctx, int val) 101 { 102 return val ? 1 : -1; 103 } 104 105 static int neg_to_m(DisasContext *ctx, int val) 106 { 107 return val ? -1 : 1; 108 } 109 110 /* Used for branch targets and fp memory ops. */ 111 static int expand_shl2(DisasContext *ctx, int val) 112 { 113 return val << 2; 114 } 115 116 /* Used for fp memory ops. */ 117 static int expand_shl3(DisasContext *ctx, int val) 118 { 119 return val << 3; 120 } 121 122 /* Used for assemble_21. */ 123 static int expand_shl11(DisasContext *ctx, int val) 124 { 125 return val << 11; 126 } 127 128 static int assemble_6(DisasContext *ctx, int val) 129 { 130 /* 131 * Officially, 32 * x + 32 - y. 132 * Here, x is already in bit 5, and y is [4:0]. 133 * Since -y = ~y + 1, in 5 bits 32 - y => y ^ 31 + 1, 134 * with the overflow from bit 4 summing with x. 135 */ 136 return (val ^ 31) + 1; 137 } 138 139 /* Translate CMPI doubleword conditions to standard. */ 140 static int cmpbid_c(DisasContext *ctx, int val) 141 { 142 return val ? val : 4; /* 0 == "*<<" */ 143 } 144 145 146 /* Include the auto-generated decoder. */ 147 #include "decode-insns.c.inc" 148 149 /* We are not using a goto_tb (for whatever reason), but have updated 150 the iaq (for whatever reason), so don't do it again on exit. */ 151 #define DISAS_IAQ_N_UPDATED DISAS_TARGET_0 152 153 /* We are exiting the TB, but have neither emitted a goto_tb, nor 154 updated the iaq for the next instruction to be executed. */ 155 #define DISAS_IAQ_N_STALE DISAS_TARGET_1 156 157 /* Similarly, but we want to return to the main loop immediately 158 to recognize unmasked interrupts. */ 159 #define DISAS_IAQ_N_STALE_EXIT DISAS_TARGET_2 160 #define DISAS_EXIT DISAS_TARGET_3 161 162 /* global register indexes */ 163 static TCGv_i64 cpu_gr[32]; 164 static TCGv_i64 cpu_sr[4]; 165 static TCGv_i64 cpu_srH; 166 static TCGv_i64 cpu_iaoq_f; 167 static TCGv_i64 cpu_iaoq_b; 168 static TCGv_i64 cpu_iasq_f; 169 static TCGv_i64 cpu_iasq_b; 170 static TCGv_i64 cpu_sar; 171 static TCGv_i64 cpu_psw_n; 172 static TCGv_i64 cpu_psw_v; 173 static TCGv_i64 cpu_psw_cb; 174 static TCGv_i64 cpu_psw_cb_msb; 175 176 void hppa_translate_init(void) 177 { 178 #define DEF_VAR(V) { &cpu_##V, #V, offsetof(CPUHPPAState, V) } 179 180 typedef struct { TCGv_i64 *var; const char *name; int ofs; } GlobalVar; 181 static const GlobalVar vars[] = { 182 { &cpu_sar, "sar", offsetof(CPUHPPAState, cr[CR_SAR]) }, 183 DEF_VAR(psw_n), 184 DEF_VAR(psw_v), 185 DEF_VAR(psw_cb), 186 DEF_VAR(psw_cb_msb), 187 DEF_VAR(iaoq_f), 188 DEF_VAR(iaoq_b), 189 }; 190 191 #undef DEF_VAR 192 193 /* Use the symbolic register names that match the disassembler. */ 194 static const char gr_names[32][4] = { 195 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", 196 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", 197 "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23", 198 "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31" 199 }; 200 /* SR[4-7] are not global registers so that we can index them. */ 201 static const char sr_names[5][4] = { 202 "sr0", "sr1", "sr2", "sr3", "srH" 203 }; 204 205 int i; 206 207 cpu_gr[0] = NULL; 208 for (i = 1; i < 32; i++) { 209 cpu_gr[i] = tcg_global_mem_new(tcg_env, 210 offsetof(CPUHPPAState, gr[i]), 211 gr_names[i]); 212 } 213 for (i = 0; i < 4; i++) { 214 cpu_sr[i] = tcg_global_mem_new_i64(tcg_env, 215 offsetof(CPUHPPAState, sr[i]), 216 sr_names[i]); 217 } 218 cpu_srH = tcg_global_mem_new_i64(tcg_env, 219 offsetof(CPUHPPAState, sr[4]), 220 sr_names[4]); 221 222 for (i = 0; i < ARRAY_SIZE(vars); ++i) { 223 const GlobalVar *v = &vars[i]; 224 *v->var = tcg_global_mem_new(tcg_env, v->ofs, v->name); 225 } 226 227 cpu_iasq_f = tcg_global_mem_new_i64(tcg_env, 228 offsetof(CPUHPPAState, iasq_f), 229 "iasq_f"); 230 cpu_iasq_b = tcg_global_mem_new_i64(tcg_env, 231 offsetof(CPUHPPAState, iasq_b), 232 "iasq_b"); 233 } 234 235 static DisasCond cond_make_f(void) 236 { 237 return (DisasCond){ 238 .c = TCG_COND_NEVER, 239 .a0 = NULL, 240 .a1 = NULL, 241 }; 242 } 243 244 static DisasCond cond_make_t(void) 245 { 246 return (DisasCond){ 247 .c = TCG_COND_ALWAYS, 248 .a0 = NULL, 249 .a1 = NULL, 250 }; 251 } 252 253 static DisasCond cond_make_n(void) 254 { 255 return (DisasCond){ 256 .c = TCG_COND_NE, 257 .a0 = cpu_psw_n, 258 .a1 = tcg_constant_i64(0) 259 }; 260 } 261 262 static DisasCond cond_make_tmp(TCGCond c, TCGv_i64 a0, TCGv_i64 a1) 263 { 264 assert (c != TCG_COND_NEVER && c != TCG_COND_ALWAYS); 265 return (DisasCond){ .c = c, .a0 = a0, .a1 = a1 }; 266 } 267 268 static DisasCond cond_make_0_tmp(TCGCond c, TCGv_i64 a0) 269 { 270 return cond_make_tmp(c, a0, tcg_constant_i64(0)); 271 } 272 273 static DisasCond cond_make_0(TCGCond c, TCGv_i64 a0) 274 { 275 TCGv_i64 tmp = tcg_temp_new_i64(); 276 tcg_gen_mov_i64(tmp, a0); 277 return cond_make_0_tmp(c, tmp); 278 } 279 280 static DisasCond cond_make(TCGCond c, TCGv_i64 a0, TCGv_i64 a1) 281 { 282 TCGv_i64 t0 = tcg_temp_new_i64(); 283 TCGv_i64 t1 = tcg_temp_new_i64(); 284 285 tcg_gen_mov_i64(t0, a0); 286 tcg_gen_mov_i64(t1, a1); 287 return cond_make_tmp(c, t0, t1); 288 } 289 290 static void cond_free(DisasCond *cond) 291 { 292 switch (cond->c) { 293 default: 294 cond->a0 = NULL; 295 cond->a1 = NULL; 296 /* fallthru */ 297 case TCG_COND_ALWAYS: 298 cond->c = TCG_COND_NEVER; 299 break; 300 case TCG_COND_NEVER: 301 break; 302 } 303 } 304 305 static TCGv_i64 load_gpr(DisasContext *ctx, unsigned reg) 306 { 307 if (reg == 0) { 308 TCGv_i64 t = tcg_temp_new_i64(); 309 tcg_gen_movi_i64(t, 0); 310 return t; 311 } else { 312 return cpu_gr[reg]; 313 } 314 } 315 316 static TCGv_i64 dest_gpr(DisasContext *ctx, unsigned reg) 317 { 318 if (reg == 0 || ctx->null_cond.c != TCG_COND_NEVER) { 319 return tcg_temp_new_i64(); 320 } else { 321 return cpu_gr[reg]; 322 } 323 } 324 325 static void save_or_nullify(DisasContext *ctx, TCGv_i64 dest, TCGv_i64 t) 326 { 327 if (ctx->null_cond.c != TCG_COND_NEVER) { 328 tcg_gen_movcond_i64(ctx->null_cond.c, dest, ctx->null_cond.a0, 329 ctx->null_cond.a1, dest, t); 330 } else { 331 tcg_gen_mov_i64(dest, t); 332 } 333 } 334 335 static void save_gpr(DisasContext *ctx, unsigned reg, TCGv_i64 t) 336 { 337 if (reg != 0) { 338 save_or_nullify(ctx, cpu_gr[reg], t); 339 } 340 } 341 342 #if HOST_BIG_ENDIAN 343 # define HI_OFS 0 344 # define LO_OFS 4 345 #else 346 # define HI_OFS 4 347 # define LO_OFS 0 348 #endif 349 350 static TCGv_i32 load_frw_i32(unsigned rt) 351 { 352 TCGv_i32 ret = tcg_temp_new_i32(); 353 tcg_gen_ld_i32(ret, tcg_env, 354 offsetof(CPUHPPAState, fr[rt & 31]) 355 + (rt & 32 ? LO_OFS : HI_OFS)); 356 return ret; 357 } 358 359 static TCGv_i32 load_frw0_i32(unsigned rt) 360 { 361 if (rt == 0) { 362 TCGv_i32 ret = tcg_temp_new_i32(); 363 tcg_gen_movi_i32(ret, 0); 364 return ret; 365 } else { 366 return load_frw_i32(rt); 367 } 368 } 369 370 static TCGv_i64 load_frw0_i64(unsigned rt) 371 { 372 TCGv_i64 ret = tcg_temp_new_i64(); 373 if (rt == 0) { 374 tcg_gen_movi_i64(ret, 0); 375 } else { 376 tcg_gen_ld32u_i64(ret, tcg_env, 377 offsetof(CPUHPPAState, fr[rt & 31]) 378 + (rt & 32 ? LO_OFS : HI_OFS)); 379 } 380 return ret; 381 } 382 383 static void save_frw_i32(unsigned rt, TCGv_i32 val) 384 { 385 tcg_gen_st_i32(val, tcg_env, 386 offsetof(CPUHPPAState, fr[rt & 31]) 387 + (rt & 32 ? LO_OFS : HI_OFS)); 388 } 389 390 #undef HI_OFS 391 #undef LO_OFS 392 393 static TCGv_i64 load_frd(unsigned rt) 394 { 395 TCGv_i64 ret = tcg_temp_new_i64(); 396 tcg_gen_ld_i64(ret, tcg_env, offsetof(CPUHPPAState, fr[rt])); 397 return ret; 398 } 399 400 static TCGv_i64 load_frd0(unsigned rt) 401 { 402 if (rt == 0) { 403 TCGv_i64 ret = tcg_temp_new_i64(); 404 tcg_gen_movi_i64(ret, 0); 405 return ret; 406 } else { 407 return load_frd(rt); 408 } 409 } 410 411 static void save_frd(unsigned rt, TCGv_i64 val) 412 { 413 tcg_gen_st_i64(val, tcg_env, offsetof(CPUHPPAState, fr[rt])); 414 } 415 416 static void load_spr(DisasContext *ctx, TCGv_i64 dest, unsigned reg) 417 { 418 #ifdef CONFIG_USER_ONLY 419 tcg_gen_movi_i64(dest, 0); 420 #else 421 if (reg < 4) { 422 tcg_gen_mov_i64(dest, cpu_sr[reg]); 423 } else if (ctx->tb_flags & TB_FLAG_SR_SAME) { 424 tcg_gen_mov_i64(dest, cpu_srH); 425 } else { 426 tcg_gen_ld_i64(dest, tcg_env, offsetof(CPUHPPAState, sr[reg])); 427 } 428 #endif 429 } 430 431 /* Skip over the implementation of an insn that has been nullified. 432 Use this when the insn is too complex for a conditional move. */ 433 static void nullify_over(DisasContext *ctx) 434 { 435 if (ctx->null_cond.c != TCG_COND_NEVER) { 436 /* The always condition should have been handled in the main loop. */ 437 assert(ctx->null_cond.c != TCG_COND_ALWAYS); 438 439 ctx->null_lab = gen_new_label(); 440 441 /* If we're using PSW[N], copy it to a temp because... */ 442 if (ctx->null_cond.a0 == cpu_psw_n) { 443 ctx->null_cond.a0 = tcg_temp_new_i64(); 444 tcg_gen_mov_i64(ctx->null_cond.a0, cpu_psw_n); 445 } 446 /* ... we clear it before branching over the implementation, 447 so that (1) it's clear after nullifying this insn and 448 (2) if this insn nullifies the next, PSW[N] is valid. */ 449 if (ctx->psw_n_nonzero) { 450 ctx->psw_n_nonzero = false; 451 tcg_gen_movi_i64(cpu_psw_n, 0); 452 } 453 454 tcg_gen_brcond_i64(ctx->null_cond.c, ctx->null_cond.a0, 455 ctx->null_cond.a1, ctx->null_lab); 456 cond_free(&ctx->null_cond); 457 } 458 } 459 460 /* Save the current nullification state to PSW[N]. */ 461 static void nullify_save(DisasContext *ctx) 462 { 463 if (ctx->null_cond.c == TCG_COND_NEVER) { 464 if (ctx->psw_n_nonzero) { 465 tcg_gen_movi_i64(cpu_psw_n, 0); 466 } 467 return; 468 } 469 if (ctx->null_cond.a0 != cpu_psw_n) { 470 tcg_gen_setcond_i64(ctx->null_cond.c, cpu_psw_n, 471 ctx->null_cond.a0, ctx->null_cond.a1); 472 ctx->psw_n_nonzero = true; 473 } 474 cond_free(&ctx->null_cond); 475 } 476 477 /* Set a PSW[N] to X. The intention is that this is used immediately 478 before a goto_tb/exit_tb, so that there is no fallthru path to other 479 code within the TB. Therefore we do not update psw_n_nonzero. */ 480 static void nullify_set(DisasContext *ctx, bool x) 481 { 482 if (ctx->psw_n_nonzero || x) { 483 tcg_gen_movi_i64(cpu_psw_n, x); 484 } 485 } 486 487 /* Mark the end of an instruction that may have been nullified. 488 This is the pair to nullify_over. Always returns true so that 489 it may be tail-called from a translate function. */ 490 static bool nullify_end(DisasContext *ctx) 491 { 492 TCGLabel *null_lab = ctx->null_lab; 493 DisasJumpType status = ctx->base.is_jmp; 494 495 /* For NEXT, NORETURN, STALE, we can easily continue (or exit). 496 For UPDATED, we cannot update on the nullified path. */ 497 assert(status != DISAS_IAQ_N_UPDATED); 498 499 if (likely(null_lab == NULL)) { 500 /* The current insn wasn't conditional or handled the condition 501 applied to it without a branch, so the (new) setting of 502 NULL_COND can be applied directly to the next insn. */ 503 return true; 504 } 505 ctx->null_lab = NULL; 506 507 if (likely(ctx->null_cond.c == TCG_COND_NEVER)) { 508 /* The next instruction will be unconditional, 509 and NULL_COND already reflects that. */ 510 gen_set_label(null_lab); 511 } else { 512 /* The insn that we just executed is itself nullifying the next 513 instruction. Store the condition in the PSW[N] global. 514 We asserted PSW[N] = 0 in nullify_over, so that after the 515 label we have the proper value in place. */ 516 nullify_save(ctx); 517 gen_set_label(null_lab); 518 ctx->null_cond = cond_make_n(); 519 } 520 if (status == DISAS_NORETURN) { 521 ctx->base.is_jmp = DISAS_NEXT; 522 } 523 return true; 524 } 525 526 static uint64_t gva_offset_mask(DisasContext *ctx) 527 { 528 return (ctx->tb_flags & PSW_W 529 ? MAKE_64BIT_MASK(0, 62) 530 : MAKE_64BIT_MASK(0, 32)); 531 } 532 533 static void copy_iaoq_entry(DisasContext *ctx, TCGv_i64 dest, 534 uint64_t ival, TCGv_i64 vval) 535 { 536 uint64_t mask = gva_offset_mask(ctx); 537 538 if (ival != -1) { 539 tcg_gen_movi_i64(dest, ival & mask); 540 return; 541 } 542 tcg_debug_assert(vval != NULL); 543 544 /* 545 * We know that the IAOQ is already properly masked. 546 * This optimization is primarily for "iaoq_f = iaoq_b". 547 */ 548 if (vval == cpu_iaoq_f || vval == cpu_iaoq_b) { 549 tcg_gen_mov_i64(dest, vval); 550 } else { 551 tcg_gen_andi_i64(dest, vval, mask); 552 } 553 } 554 555 static inline uint64_t iaoq_dest(DisasContext *ctx, int64_t disp) 556 { 557 return ctx->iaoq_f + disp + 8; 558 } 559 560 static void gen_excp_1(int exception) 561 { 562 gen_helper_excp(tcg_env, tcg_constant_i32(exception)); 563 } 564 565 static void gen_excp(DisasContext *ctx, int exception) 566 { 567 copy_iaoq_entry(ctx, cpu_iaoq_f, ctx->iaoq_f, cpu_iaoq_f); 568 copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_b, cpu_iaoq_b); 569 nullify_save(ctx); 570 gen_excp_1(exception); 571 ctx->base.is_jmp = DISAS_NORETURN; 572 } 573 574 static bool gen_excp_iir(DisasContext *ctx, int exc) 575 { 576 nullify_over(ctx); 577 tcg_gen_st_i64(tcg_constant_i64(ctx->insn), 578 tcg_env, offsetof(CPUHPPAState, cr[CR_IIR])); 579 gen_excp(ctx, exc); 580 return nullify_end(ctx); 581 } 582 583 static bool gen_illegal(DisasContext *ctx) 584 { 585 return gen_excp_iir(ctx, EXCP_ILL); 586 } 587 588 #ifdef CONFIG_USER_ONLY 589 #define CHECK_MOST_PRIVILEGED(EXCP) \ 590 return gen_excp_iir(ctx, EXCP) 591 #else 592 #define CHECK_MOST_PRIVILEGED(EXCP) \ 593 do { \ 594 if (ctx->privilege != 0) { \ 595 return gen_excp_iir(ctx, EXCP); \ 596 } \ 597 } while (0) 598 #endif 599 600 static bool use_goto_tb(DisasContext *ctx, uint64_t dest) 601 { 602 return translator_use_goto_tb(&ctx->base, dest); 603 } 604 605 /* If the next insn is to be nullified, and it's on the same page, 606 and we're not attempting to set a breakpoint on it, then we can 607 totally skip the nullified insn. This avoids creating and 608 executing a TB that merely branches to the next TB. */ 609 static bool use_nullify_skip(DisasContext *ctx) 610 { 611 return (((ctx->iaoq_b ^ ctx->iaoq_f) & TARGET_PAGE_MASK) == 0 612 && !cpu_breakpoint_test(ctx->cs, ctx->iaoq_b, BP_ANY)); 613 } 614 615 static void gen_goto_tb(DisasContext *ctx, int which, 616 uint64_t f, uint64_t b) 617 { 618 if (f != -1 && b != -1 && use_goto_tb(ctx, f)) { 619 tcg_gen_goto_tb(which); 620 copy_iaoq_entry(ctx, cpu_iaoq_f, f, NULL); 621 copy_iaoq_entry(ctx, cpu_iaoq_b, b, NULL); 622 tcg_gen_exit_tb(ctx->base.tb, which); 623 } else { 624 copy_iaoq_entry(ctx, cpu_iaoq_f, f, cpu_iaoq_b); 625 copy_iaoq_entry(ctx, cpu_iaoq_b, b, ctx->iaoq_n_var); 626 tcg_gen_lookup_and_goto_ptr(); 627 } 628 } 629 630 static bool cond_need_sv(int c) 631 { 632 return c == 2 || c == 3 || c == 6; 633 } 634 635 static bool cond_need_cb(int c) 636 { 637 return c == 4 || c == 5; 638 } 639 640 /* Need extensions from TCGv_i32 to TCGv_i64. */ 641 static bool cond_need_ext(DisasContext *ctx, bool d) 642 { 643 return !(ctx->is_pa20 && d); 644 } 645 646 /* 647 * Compute conditional for arithmetic. See Page 5-3, Table 5-1, of 648 * the Parisc 1.1 Architecture Reference Manual for details. 649 */ 650 651 static DisasCond do_cond(DisasContext *ctx, unsigned cf, bool d, 652 TCGv_i64 res, TCGv_i64 cb_msb, TCGv_i64 sv) 653 { 654 DisasCond cond; 655 TCGv_i64 tmp; 656 657 switch (cf >> 1) { 658 case 0: /* Never / TR (0 / 1) */ 659 cond = cond_make_f(); 660 break; 661 case 1: /* = / <> (Z / !Z) */ 662 if (cond_need_ext(ctx, d)) { 663 tmp = tcg_temp_new_i64(); 664 tcg_gen_ext32u_i64(tmp, res); 665 res = tmp; 666 } 667 cond = cond_make_0(TCG_COND_EQ, res); 668 break; 669 case 2: /* < / >= (N ^ V / !(N ^ V) */ 670 tmp = tcg_temp_new_i64(); 671 tcg_gen_xor_i64(tmp, res, sv); 672 if (cond_need_ext(ctx, d)) { 673 tcg_gen_ext32s_i64(tmp, tmp); 674 } 675 cond = cond_make_0_tmp(TCG_COND_LT, tmp); 676 break; 677 case 3: /* <= / > (N ^ V) | Z / !((N ^ V) | Z) */ 678 /* 679 * Simplify: 680 * (N ^ V) | Z 681 * ((res < 0) ^ (sv < 0)) | !res 682 * ((res ^ sv) < 0) | !res 683 * (~(res ^ sv) >= 0) | !res 684 * !(~(res ^ sv) >> 31) | !res 685 * !(~(res ^ sv) >> 31 & res) 686 */ 687 tmp = tcg_temp_new_i64(); 688 tcg_gen_eqv_i64(tmp, res, sv); 689 if (cond_need_ext(ctx, d)) { 690 tcg_gen_sextract_i64(tmp, tmp, 31, 1); 691 tcg_gen_and_i64(tmp, tmp, res); 692 tcg_gen_ext32u_i64(tmp, tmp); 693 } else { 694 tcg_gen_sari_i64(tmp, tmp, 63); 695 tcg_gen_and_i64(tmp, tmp, res); 696 } 697 cond = cond_make_0_tmp(TCG_COND_EQ, tmp); 698 break; 699 case 4: /* NUV / UV (!C / C) */ 700 /* Only bit 0 of cb_msb is ever set. */ 701 cond = cond_make_0(TCG_COND_EQ, cb_msb); 702 break; 703 case 5: /* ZNV / VNZ (!C | Z / C & !Z) */ 704 tmp = tcg_temp_new_i64(); 705 tcg_gen_neg_i64(tmp, cb_msb); 706 tcg_gen_and_i64(tmp, tmp, res); 707 if (cond_need_ext(ctx, d)) { 708 tcg_gen_ext32u_i64(tmp, tmp); 709 } 710 cond = cond_make_0_tmp(TCG_COND_EQ, tmp); 711 break; 712 case 6: /* SV / NSV (V / !V) */ 713 if (cond_need_ext(ctx, d)) { 714 tmp = tcg_temp_new_i64(); 715 tcg_gen_ext32s_i64(tmp, sv); 716 sv = tmp; 717 } 718 cond = cond_make_0(TCG_COND_LT, sv); 719 break; 720 case 7: /* OD / EV */ 721 tmp = tcg_temp_new_i64(); 722 tcg_gen_andi_i64(tmp, res, 1); 723 cond = cond_make_0_tmp(TCG_COND_NE, tmp); 724 break; 725 default: 726 g_assert_not_reached(); 727 } 728 if (cf & 1) { 729 cond.c = tcg_invert_cond(cond.c); 730 } 731 732 return cond; 733 } 734 735 /* Similar, but for the special case of subtraction without borrow, we 736 can use the inputs directly. This can allow other computation to be 737 deleted as unused. */ 738 739 static DisasCond do_sub_cond(DisasContext *ctx, unsigned cf, bool d, 740 TCGv_i64 res, TCGv_i64 in1, 741 TCGv_i64 in2, TCGv_i64 sv) 742 { 743 TCGCond tc; 744 bool ext_uns; 745 746 switch (cf >> 1) { 747 case 1: /* = / <> */ 748 tc = TCG_COND_EQ; 749 ext_uns = true; 750 break; 751 case 2: /* < / >= */ 752 tc = TCG_COND_LT; 753 ext_uns = false; 754 break; 755 case 3: /* <= / > */ 756 tc = TCG_COND_LE; 757 ext_uns = false; 758 break; 759 case 4: /* << / >>= */ 760 tc = TCG_COND_LTU; 761 ext_uns = true; 762 break; 763 case 5: /* <<= / >> */ 764 tc = TCG_COND_LEU; 765 ext_uns = true; 766 break; 767 default: 768 return do_cond(ctx, cf, d, res, NULL, sv); 769 } 770 771 if (cf & 1) { 772 tc = tcg_invert_cond(tc); 773 } 774 if (cond_need_ext(ctx, d)) { 775 TCGv_i64 t1 = tcg_temp_new_i64(); 776 TCGv_i64 t2 = tcg_temp_new_i64(); 777 778 if (ext_uns) { 779 tcg_gen_ext32u_i64(t1, in1); 780 tcg_gen_ext32u_i64(t2, in2); 781 } else { 782 tcg_gen_ext32s_i64(t1, in1); 783 tcg_gen_ext32s_i64(t2, in2); 784 } 785 return cond_make_tmp(tc, t1, t2); 786 } 787 return cond_make(tc, in1, in2); 788 } 789 790 /* 791 * Similar, but for logicals, where the carry and overflow bits are not 792 * computed, and use of them is undefined. 793 * 794 * Undefined or not, hardware does not trap. It seems reasonable to 795 * assume hardware treats cases c={4,5,6} as if C=0 & V=0, since that's 796 * how cases c={2,3} are treated. 797 */ 798 799 static DisasCond do_log_cond(DisasContext *ctx, unsigned cf, bool d, 800 TCGv_i64 res) 801 { 802 TCGCond tc; 803 bool ext_uns; 804 805 switch (cf) { 806 case 0: /* never */ 807 case 9: /* undef, C */ 808 case 11: /* undef, C & !Z */ 809 case 12: /* undef, V */ 810 return cond_make_f(); 811 812 case 1: /* true */ 813 case 8: /* undef, !C */ 814 case 10: /* undef, !C | Z */ 815 case 13: /* undef, !V */ 816 return cond_make_t(); 817 818 case 2: /* == */ 819 tc = TCG_COND_EQ; 820 ext_uns = true; 821 break; 822 case 3: /* <> */ 823 tc = TCG_COND_NE; 824 ext_uns = true; 825 break; 826 case 4: /* < */ 827 tc = TCG_COND_LT; 828 ext_uns = false; 829 break; 830 case 5: /* >= */ 831 tc = TCG_COND_GE; 832 ext_uns = false; 833 break; 834 case 6: /* <= */ 835 tc = TCG_COND_LE; 836 ext_uns = false; 837 break; 838 case 7: /* > */ 839 tc = TCG_COND_GT; 840 ext_uns = false; 841 break; 842 843 case 14: /* OD */ 844 case 15: /* EV */ 845 return do_cond(ctx, cf, d, res, NULL, NULL); 846 847 default: 848 g_assert_not_reached(); 849 } 850 851 if (cond_need_ext(ctx, d)) { 852 TCGv_i64 tmp = tcg_temp_new_i64(); 853 854 if (ext_uns) { 855 tcg_gen_ext32u_i64(tmp, res); 856 } else { 857 tcg_gen_ext32s_i64(tmp, res); 858 } 859 return cond_make_0_tmp(tc, tmp); 860 } 861 return cond_make_0(tc, res); 862 } 863 864 /* Similar, but for shift/extract/deposit conditions. */ 865 866 static DisasCond do_sed_cond(DisasContext *ctx, unsigned orig, bool d, 867 TCGv_i64 res) 868 { 869 unsigned c, f; 870 871 /* Convert the compressed condition codes to standard. 872 0-2 are the same as logicals (nv,<,<=), while 3 is OD. 873 4-7 are the reverse of 0-3. */ 874 c = orig & 3; 875 if (c == 3) { 876 c = 7; 877 } 878 f = (orig & 4) / 4; 879 880 return do_log_cond(ctx, c * 2 + f, d, res); 881 } 882 883 /* Similar, but for unit conditions. */ 884 885 static DisasCond do_unit_cond(unsigned cf, bool d, TCGv_i64 res, 886 TCGv_i64 in1, TCGv_i64 in2) 887 { 888 DisasCond cond; 889 TCGv_i64 tmp, cb = NULL; 890 uint64_t d_repl = d ? 0x0000000100000001ull : 1; 891 892 if (cf & 8) { 893 /* Since we want to test lots of carry-out bits all at once, do not 894 * do our normal thing and compute carry-in of bit B+1 since that 895 * leaves us with carry bits spread across two words. 896 */ 897 cb = tcg_temp_new_i64(); 898 tmp = tcg_temp_new_i64(); 899 tcg_gen_or_i64(cb, in1, in2); 900 tcg_gen_and_i64(tmp, in1, in2); 901 tcg_gen_andc_i64(cb, cb, res); 902 tcg_gen_or_i64(cb, cb, tmp); 903 } 904 905 switch (cf >> 1) { 906 case 0: /* never / TR */ 907 case 1: /* undefined */ 908 case 5: /* undefined */ 909 cond = cond_make_f(); 910 break; 911 912 case 2: /* SBZ / NBZ */ 913 /* See hasless(v,1) from 914 * https://graphics.stanford.edu/~seander/bithacks.html#ZeroInWord 915 */ 916 tmp = tcg_temp_new_i64(); 917 tcg_gen_subi_i64(tmp, res, d_repl * 0x01010101u); 918 tcg_gen_andc_i64(tmp, tmp, res); 919 tcg_gen_andi_i64(tmp, tmp, d_repl * 0x80808080u); 920 cond = cond_make_0(TCG_COND_NE, tmp); 921 break; 922 923 case 3: /* SHZ / NHZ */ 924 tmp = tcg_temp_new_i64(); 925 tcg_gen_subi_i64(tmp, res, d_repl * 0x00010001u); 926 tcg_gen_andc_i64(tmp, tmp, res); 927 tcg_gen_andi_i64(tmp, tmp, d_repl * 0x80008000u); 928 cond = cond_make_0(TCG_COND_NE, tmp); 929 break; 930 931 case 4: /* SDC / NDC */ 932 tcg_gen_andi_i64(cb, cb, d_repl * 0x88888888u); 933 cond = cond_make_0(TCG_COND_NE, cb); 934 break; 935 936 case 6: /* SBC / NBC */ 937 tcg_gen_andi_i64(cb, cb, d_repl * 0x80808080u); 938 cond = cond_make_0(TCG_COND_NE, cb); 939 break; 940 941 case 7: /* SHC / NHC */ 942 tcg_gen_andi_i64(cb, cb, d_repl * 0x80008000u); 943 cond = cond_make_0(TCG_COND_NE, cb); 944 break; 945 946 default: 947 g_assert_not_reached(); 948 } 949 if (cf & 1) { 950 cond.c = tcg_invert_cond(cond.c); 951 } 952 953 return cond; 954 } 955 956 static TCGv_i64 get_carry(DisasContext *ctx, bool d, 957 TCGv_i64 cb, TCGv_i64 cb_msb) 958 { 959 if (cond_need_ext(ctx, d)) { 960 TCGv_i64 t = tcg_temp_new_i64(); 961 tcg_gen_extract_i64(t, cb, 32, 1); 962 return t; 963 } 964 return cb_msb; 965 } 966 967 static TCGv_i64 get_psw_carry(DisasContext *ctx, bool d) 968 { 969 return get_carry(ctx, d, cpu_psw_cb, cpu_psw_cb_msb); 970 } 971 972 /* Compute signed overflow for addition. */ 973 static TCGv_i64 do_add_sv(DisasContext *ctx, TCGv_i64 res, 974 TCGv_i64 in1, TCGv_i64 in2) 975 { 976 TCGv_i64 sv = tcg_temp_new_i64(); 977 TCGv_i64 tmp = tcg_temp_new_i64(); 978 979 tcg_gen_xor_i64(sv, res, in1); 980 tcg_gen_xor_i64(tmp, in1, in2); 981 tcg_gen_andc_i64(sv, sv, tmp); 982 983 return sv; 984 } 985 986 /* Compute signed overflow for subtraction. */ 987 static TCGv_i64 do_sub_sv(DisasContext *ctx, TCGv_i64 res, 988 TCGv_i64 in1, TCGv_i64 in2) 989 { 990 TCGv_i64 sv = tcg_temp_new_i64(); 991 TCGv_i64 tmp = tcg_temp_new_i64(); 992 993 tcg_gen_xor_i64(sv, res, in1); 994 tcg_gen_xor_i64(tmp, in1, in2); 995 tcg_gen_and_i64(sv, sv, tmp); 996 997 return sv; 998 } 999 1000 static void do_add(DisasContext *ctx, unsigned rt, TCGv_i64 in1, 1001 TCGv_i64 in2, unsigned shift, bool is_l, 1002 bool is_tsv, bool is_tc, bool is_c, unsigned cf, bool d) 1003 { 1004 TCGv_i64 dest, cb, cb_msb, cb_cond, sv, tmp; 1005 unsigned c = cf >> 1; 1006 DisasCond cond; 1007 1008 dest = tcg_temp_new_i64(); 1009 cb = NULL; 1010 cb_msb = NULL; 1011 cb_cond = NULL; 1012 1013 if (shift) { 1014 tmp = tcg_temp_new_i64(); 1015 tcg_gen_shli_i64(tmp, in1, shift); 1016 in1 = tmp; 1017 } 1018 1019 if (!is_l || cond_need_cb(c)) { 1020 TCGv_i64 zero = tcg_constant_i64(0); 1021 cb_msb = tcg_temp_new_i64(); 1022 cb = tcg_temp_new_i64(); 1023 1024 tcg_gen_add2_i64(dest, cb_msb, in1, zero, in2, zero); 1025 if (is_c) { 1026 tcg_gen_add2_i64(dest, cb_msb, dest, cb_msb, 1027 get_psw_carry(ctx, d), zero); 1028 } 1029 tcg_gen_xor_i64(cb, in1, in2); 1030 tcg_gen_xor_i64(cb, cb, dest); 1031 if (cond_need_cb(c)) { 1032 cb_cond = get_carry(ctx, d, cb, cb_msb); 1033 } 1034 } else { 1035 tcg_gen_add_i64(dest, in1, in2); 1036 if (is_c) { 1037 tcg_gen_add_i64(dest, dest, get_psw_carry(ctx, d)); 1038 } 1039 } 1040 1041 /* Compute signed overflow if required. */ 1042 sv = NULL; 1043 if (is_tsv || cond_need_sv(c)) { 1044 sv = do_add_sv(ctx, dest, in1, in2); 1045 if (is_tsv) { 1046 /* ??? Need to include overflow from shift. */ 1047 gen_helper_tsv(tcg_env, sv); 1048 } 1049 } 1050 1051 /* Emit any conditional trap before any writeback. */ 1052 cond = do_cond(ctx, cf, d, dest, cb_cond, sv); 1053 if (is_tc) { 1054 tmp = tcg_temp_new_i64(); 1055 tcg_gen_setcond_i64(cond.c, tmp, cond.a0, cond.a1); 1056 gen_helper_tcond(tcg_env, tmp); 1057 } 1058 1059 /* Write back the result. */ 1060 if (!is_l) { 1061 save_or_nullify(ctx, cpu_psw_cb, cb); 1062 save_or_nullify(ctx, cpu_psw_cb_msb, cb_msb); 1063 } 1064 save_gpr(ctx, rt, dest); 1065 1066 /* Install the new nullification. */ 1067 cond_free(&ctx->null_cond); 1068 ctx->null_cond = cond; 1069 } 1070 1071 static bool do_add_reg(DisasContext *ctx, arg_rrr_cf_d_sh *a, 1072 bool is_l, bool is_tsv, bool is_tc, bool is_c) 1073 { 1074 TCGv_i64 tcg_r1, tcg_r2; 1075 1076 if (a->cf) { 1077 nullify_over(ctx); 1078 } 1079 tcg_r1 = load_gpr(ctx, a->r1); 1080 tcg_r2 = load_gpr(ctx, a->r2); 1081 do_add(ctx, a->t, tcg_r1, tcg_r2, a->sh, is_l, 1082 is_tsv, is_tc, is_c, a->cf, a->d); 1083 return nullify_end(ctx); 1084 } 1085 1086 static bool do_add_imm(DisasContext *ctx, arg_rri_cf *a, 1087 bool is_tsv, bool is_tc) 1088 { 1089 TCGv_i64 tcg_im, tcg_r2; 1090 1091 if (a->cf) { 1092 nullify_over(ctx); 1093 } 1094 tcg_im = tcg_constant_i64(a->i); 1095 tcg_r2 = load_gpr(ctx, a->r); 1096 /* All ADDI conditions are 32-bit. */ 1097 do_add(ctx, a->t, tcg_im, tcg_r2, 0, 0, is_tsv, is_tc, 0, a->cf, false); 1098 return nullify_end(ctx); 1099 } 1100 1101 static void do_sub(DisasContext *ctx, unsigned rt, TCGv_i64 in1, 1102 TCGv_i64 in2, bool is_tsv, bool is_b, 1103 bool is_tc, unsigned cf, bool d) 1104 { 1105 TCGv_i64 dest, sv, cb, cb_msb, zero, tmp; 1106 unsigned c = cf >> 1; 1107 DisasCond cond; 1108 1109 dest = tcg_temp_new_i64(); 1110 cb = tcg_temp_new_i64(); 1111 cb_msb = tcg_temp_new_i64(); 1112 1113 zero = tcg_constant_i64(0); 1114 if (is_b) { 1115 /* DEST,C = IN1 + ~IN2 + C. */ 1116 tcg_gen_not_i64(cb, in2); 1117 tcg_gen_add2_i64(dest, cb_msb, in1, zero, get_psw_carry(ctx, d), zero); 1118 tcg_gen_add2_i64(dest, cb_msb, dest, cb_msb, cb, zero); 1119 tcg_gen_xor_i64(cb, cb, in1); 1120 tcg_gen_xor_i64(cb, cb, dest); 1121 } else { 1122 /* 1123 * DEST,C = IN1 + ~IN2 + 1. We can produce the same result in fewer 1124 * operations by seeding the high word with 1 and subtracting. 1125 */ 1126 TCGv_i64 one = tcg_constant_i64(1); 1127 tcg_gen_sub2_i64(dest, cb_msb, in1, one, in2, zero); 1128 tcg_gen_eqv_i64(cb, in1, in2); 1129 tcg_gen_xor_i64(cb, cb, dest); 1130 } 1131 1132 /* Compute signed overflow if required. */ 1133 sv = NULL; 1134 if (is_tsv || cond_need_sv(c)) { 1135 sv = do_sub_sv(ctx, dest, in1, in2); 1136 if (is_tsv) { 1137 gen_helper_tsv(tcg_env, sv); 1138 } 1139 } 1140 1141 /* Compute the condition. We cannot use the special case for borrow. */ 1142 if (!is_b) { 1143 cond = do_sub_cond(ctx, cf, d, dest, in1, in2, sv); 1144 } else { 1145 cond = do_cond(ctx, cf, d, dest, get_carry(ctx, d, cb, cb_msb), sv); 1146 } 1147 1148 /* Emit any conditional trap before any writeback. */ 1149 if (is_tc) { 1150 tmp = tcg_temp_new_i64(); 1151 tcg_gen_setcond_i64(cond.c, tmp, cond.a0, cond.a1); 1152 gen_helper_tcond(tcg_env, tmp); 1153 } 1154 1155 /* Write back the result. */ 1156 save_or_nullify(ctx, cpu_psw_cb, cb); 1157 save_or_nullify(ctx, cpu_psw_cb_msb, cb_msb); 1158 save_gpr(ctx, rt, dest); 1159 1160 /* Install the new nullification. */ 1161 cond_free(&ctx->null_cond); 1162 ctx->null_cond = cond; 1163 } 1164 1165 static bool do_sub_reg(DisasContext *ctx, arg_rrr_cf_d *a, 1166 bool is_tsv, bool is_b, bool is_tc) 1167 { 1168 TCGv_i64 tcg_r1, tcg_r2; 1169 1170 if (a->cf) { 1171 nullify_over(ctx); 1172 } 1173 tcg_r1 = load_gpr(ctx, a->r1); 1174 tcg_r2 = load_gpr(ctx, a->r2); 1175 do_sub(ctx, a->t, tcg_r1, tcg_r2, is_tsv, is_b, is_tc, a->cf, a->d); 1176 return nullify_end(ctx); 1177 } 1178 1179 static bool do_sub_imm(DisasContext *ctx, arg_rri_cf *a, bool is_tsv) 1180 { 1181 TCGv_i64 tcg_im, tcg_r2; 1182 1183 if (a->cf) { 1184 nullify_over(ctx); 1185 } 1186 tcg_im = tcg_constant_i64(a->i); 1187 tcg_r2 = load_gpr(ctx, a->r); 1188 /* All SUBI conditions are 32-bit. */ 1189 do_sub(ctx, a->t, tcg_im, tcg_r2, is_tsv, 0, 0, a->cf, false); 1190 return nullify_end(ctx); 1191 } 1192 1193 static void do_cmpclr(DisasContext *ctx, unsigned rt, TCGv_i64 in1, 1194 TCGv_i64 in2, unsigned cf, bool d) 1195 { 1196 TCGv_i64 dest, sv; 1197 DisasCond cond; 1198 1199 dest = tcg_temp_new_i64(); 1200 tcg_gen_sub_i64(dest, in1, in2); 1201 1202 /* Compute signed overflow if required. */ 1203 sv = NULL; 1204 if (cond_need_sv(cf >> 1)) { 1205 sv = do_sub_sv(ctx, dest, in1, in2); 1206 } 1207 1208 /* Form the condition for the compare. */ 1209 cond = do_sub_cond(ctx, cf, d, dest, in1, in2, sv); 1210 1211 /* Clear. */ 1212 tcg_gen_movi_i64(dest, 0); 1213 save_gpr(ctx, rt, dest); 1214 1215 /* Install the new nullification. */ 1216 cond_free(&ctx->null_cond); 1217 ctx->null_cond = cond; 1218 } 1219 1220 static void do_log(DisasContext *ctx, unsigned rt, TCGv_i64 in1, 1221 TCGv_i64 in2, unsigned cf, bool d, 1222 void (*fn)(TCGv_i64, TCGv_i64, TCGv_i64)) 1223 { 1224 TCGv_i64 dest = dest_gpr(ctx, rt); 1225 1226 /* Perform the operation, and writeback. */ 1227 fn(dest, in1, in2); 1228 save_gpr(ctx, rt, dest); 1229 1230 /* Install the new nullification. */ 1231 cond_free(&ctx->null_cond); 1232 if (cf) { 1233 ctx->null_cond = do_log_cond(ctx, cf, d, dest); 1234 } 1235 } 1236 1237 static bool do_log_reg(DisasContext *ctx, arg_rrr_cf_d *a, 1238 void (*fn)(TCGv_i64, TCGv_i64, TCGv_i64)) 1239 { 1240 TCGv_i64 tcg_r1, tcg_r2; 1241 1242 if (a->cf) { 1243 nullify_over(ctx); 1244 } 1245 tcg_r1 = load_gpr(ctx, a->r1); 1246 tcg_r2 = load_gpr(ctx, a->r2); 1247 do_log(ctx, a->t, tcg_r1, tcg_r2, a->cf, a->d, fn); 1248 return nullify_end(ctx); 1249 } 1250 1251 static void do_unit(DisasContext *ctx, unsigned rt, TCGv_i64 in1, 1252 TCGv_i64 in2, unsigned cf, bool d, bool is_tc, 1253 void (*fn)(TCGv_i64, TCGv_i64, TCGv_i64)) 1254 { 1255 TCGv_i64 dest; 1256 DisasCond cond; 1257 1258 if (cf == 0) { 1259 dest = dest_gpr(ctx, rt); 1260 fn(dest, in1, in2); 1261 save_gpr(ctx, rt, dest); 1262 cond_free(&ctx->null_cond); 1263 } else { 1264 dest = tcg_temp_new_i64(); 1265 fn(dest, in1, in2); 1266 1267 cond = do_unit_cond(cf, d, dest, in1, in2); 1268 1269 if (is_tc) { 1270 TCGv_i64 tmp = tcg_temp_new_i64(); 1271 tcg_gen_setcond_i64(cond.c, tmp, cond.a0, cond.a1); 1272 gen_helper_tcond(tcg_env, tmp); 1273 } 1274 save_gpr(ctx, rt, dest); 1275 1276 cond_free(&ctx->null_cond); 1277 ctx->null_cond = cond; 1278 } 1279 } 1280 1281 #ifndef CONFIG_USER_ONLY 1282 /* The "normal" usage is SP >= 0, wherein SP == 0 selects the space 1283 from the top 2 bits of the base register. There are a few system 1284 instructions that have a 3-bit space specifier, for which SR0 is 1285 not special. To handle this, pass ~SP. */ 1286 static TCGv_i64 space_select(DisasContext *ctx, int sp, TCGv_i64 base) 1287 { 1288 TCGv_ptr ptr; 1289 TCGv_i64 tmp; 1290 TCGv_i64 spc; 1291 1292 if (sp != 0) { 1293 if (sp < 0) { 1294 sp = ~sp; 1295 } 1296 spc = tcg_temp_new_i64(); 1297 load_spr(ctx, spc, sp); 1298 return spc; 1299 } 1300 if (ctx->tb_flags & TB_FLAG_SR_SAME) { 1301 return cpu_srH; 1302 } 1303 1304 ptr = tcg_temp_new_ptr(); 1305 tmp = tcg_temp_new_i64(); 1306 spc = tcg_temp_new_i64(); 1307 1308 /* Extract top 2 bits of the address, shift left 3 for uint64_t index. */ 1309 tcg_gen_shri_i64(tmp, base, (ctx->tb_flags & PSW_W ? 64 : 32) - 5); 1310 tcg_gen_andi_i64(tmp, tmp, 030); 1311 tcg_gen_trunc_i64_ptr(ptr, tmp); 1312 1313 tcg_gen_add_ptr(ptr, ptr, tcg_env); 1314 tcg_gen_ld_i64(spc, ptr, offsetof(CPUHPPAState, sr[4])); 1315 1316 return spc; 1317 } 1318 #endif 1319 1320 static void form_gva(DisasContext *ctx, TCGv_i64 *pgva, TCGv_i64 *pofs, 1321 unsigned rb, unsigned rx, int scale, int64_t disp, 1322 unsigned sp, int modify, bool is_phys) 1323 { 1324 TCGv_i64 base = load_gpr(ctx, rb); 1325 TCGv_i64 ofs; 1326 TCGv_i64 addr; 1327 1328 /* Note that RX is mutually exclusive with DISP. */ 1329 if (rx) { 1330 ofs = tcg_temp_new_i64(); 1331 tcg_gen_shli_i64(ofs, cpu_gr[rx], scale); 1332 tcg_gen_add_i64(ofs, ofs, base); 1333 } else if (disp || modify) { 1334 ofs = tcg_temp_new_i64(); 1335 tcg_gen_addi_i64(ofs, base, disp); 1336 } else { 1337 ofs = base; 1338 } 1339 1340 *pofs = ofs; 1341 *pgva = addr = tcg_temp_new_i64(); 1342 tcg_gen_andi_i64(addr, modify <= 0 ? ofs : base, gva_offset_mask(ctx)); 1343 #ifndef CONFIG_USER_ONLY 1344 if (!is_phys) { 1345 tcg_gen_or_i64(addr, addr, space_select(ctx, sp, base)); 1346 } 1347 #endif 1348 } 1349 1350 /* Emit a memory load. The modify parameter should be 1351 * < 0 for pre-modify, 1352 * > 0 for post-modify, 1353 * = 0 for no base register update. 1354 */ 1355 static void do_load_32(DisasContext *ctx, TCGv_i32 dest, unsigned rb, 1356 unsigned rx, int scale, int64_t disp, 1357 unsigned sp, int modify, MemOp mop) 1358 { 1359 TCGv_i64 ofs; 1360 TCGv_i64 addr; 1361 1362 /* Caller uses nullify_over/nullify_end. */ 1363 assert(ctx->null_cond.c == TCG_COND_NEVER); 1364 1365 form_gva(ctx, &addr, &ofs, rb, rx, scale, disp, sp, modify, 1366 ctx->mmu_idx == MMU_PHYS_IDX); 1367 tcg_gen_qemu_ld_i32(dest, addr, ctx->mmu_idx, mop | UNALIGN(ctx)); 1368 if (modify) { 1369 save_gpr(ctx, rb, ofs); 1370 } 1371 } 1372 1373 static void do_load_64(DisasContext *ctx, TCGv_i64 dest, unsigned rb, 1374 unsigned rx, int scale, int64_t disp, 1375 unsigned sp, int modify, MemOp mop) 1376 { 1377 TCGv_i64 ofs; 1378 TCGv_i64 addr; 1379 1380 /* Caller uses nullify_over/nullify_end. */ 1381 assert(ctx->null_cond.c == TCG_COND_NEVER); 1382 1383 form_gva(ctx, &addr, &ofs, rb, rx, scale, disp, sp, modify, 1384 ctx->mmu_idx == MMU_PHYS_IDX); 1385 tcg_gen_qemu_ld_i64(dest, addr, ctx->mmu_idx, mop | UNALIGN(ctx)); 1386 if (modify) { 1387 save_gpr(ctx, rb, ofs); 1388 } 1389 } 1390 1391 static void do_store_32(DisasContext *ctx, TCGv_i32 src, unsigned rb, 1392 unsigned rx, int scale, int64_t disp, 1393 unsigned sp, int modify, MemOp mop) 1394 { 1395 TCGv_i64 ofs; 1396 TCGv_i64 addr; 1397 1398 /* Caller uses nullify_over/nullify_end. */ 1399 assert(ctx->null_cond.c == TCG_COND_NEVER); 1400 1401 form_gva(ctx, &addr, &ofs, rb, rx, scale, disp, sp, modify, 1402 ctx->mmu_idx == MMU_PHYS_IDX); 1403 tcg_gen_qemu_st_i32(src, addr, ctx->mmu_idx, mop | UNALIGN(ctx)); 1404 if (modify) { 1405 save_gpr(ctx, rb, ofs); 1406 } 1407 } 1408 1409 static void do_store_64(DisasContext *ctx, TCGv_i64 src, unsigned rb, 1410 unsigned rx, int scale, int64_t disp, 1411 unsigned sp, int modify, MemOp mop) 1412 { 1413 TCGv_i64 ofs; 1414 TCGv_i64 addr; 1415 1416 /* Caller uses nullify_over/nullify_end. */ 1417 assert(ctx->null_cond.c == TCG_COND_NEVER); 1418 1419 form_gva(ctx, &addr, &ofs, rb, rx, scale, disp, sp, modify, 1420 ctx->mmu_idx == MMU_PHYS_IDX); 1421 tcg_gen_qemu_st_i64(src, addr, ctx->mmu_idx, mop | UNALIGN(ctx)); 1422 if (modify) { 1423 save_gpr(ctx, rb, ofs); 1424 } 1425 } 1426 1427 static bool do_load(DisasContext *ctx, unsigned rt, unsigned rb, 1428 unsigned rx, int scale, int64_t disp, 1429 unsigned sp, int modify, MemOp mop) 1430 { 1431 TCGv_i64 dest; 1432 1433 nullify_over(ctx); 1434 1435 if (modify == 0) { 1436 /* No base register update. */ 1437 dest = dest_gpr(ctx, rt); 1438 } else { 1439 /* Make sure if RT == RB, we see the result of the load. */ 1440 dest = tcg_temp_new_i64(); 1441 } 1442 do_load_64(ctx, dest, rb, rx, scale, disp, sp, modify, mop); 1443 save_gpr(ctx, rt, dest); 1444 1445 return nullify_end(ctx); 1446 } 1447 1448 static bool do_floadw(DisasContext *ctx, unsigned rt, unsigned rb, 1449 unsigned rx, int scale, int64_t disp, 1450 unsigned sp, int modify) 1451 { 1452 TCGv_i32 tmp; 1453 1454 nullify_over(ctx); 1455 1456 tmp = tcg_temp_new_i32(); 1457 do_load_32(ctx, tmp, rb, rx, scale, disp, sp, modify, MO_TEUL); 1458 save_frw_i32(rt, tmp); 1459 1460 if (rt == 0) { 1461 gen_helper_loaded_fr0(tcg_env); 1462 } 1463 1464 return nullify_end(ctx); 1465 } 1466 1467 static bool trans_fldw(DisasContext *ctx, arg_ldst *a) 1468 { 1469 return do_floadw(ctx, a->t, a->b, a->x, a->scale ? 2 : 0, 1470 a->disp, a->sp, a->m); 1471 } 1472 1473 static bool do_floadd(DisasContext *ctx, unsigned rt, unsigned rb, 1474 unsigned rx, int scale, int64_t disp, 1475 unsigned sp, int modify) 1476 { 1477 TCGv_i64 tmp; 1478 1479 nullify_over(ctx); 1480 1481 tmp = tcg_temp_new_i64(); 1482 do_load_64(ctx, tmp, rb, rx, scale, disp, sp, modify, MO_TEUQ); 1483 save_frd(rt, tmp); 1484 1485 if (rt == 0) { 1486 gen_helper_loaded_fr0(tcg_env); 1487 } 1488 1489 return nullify_end(ctx); 1490 } 1491 1492 static bool trans_fldd(DisasContext *ctx, arg_ldst *a) 1493 { 1494 return do_floadd(ctx, a->t, a->b, a->x, a->scale ? 3 : 0, 1495 a->disp, a->sp, a->m); 1496 } 1497 1498 static bool do_store(DisasContext *ctx, unsigned rt, unsigned rb, 1499 int64_t disp, unsigned sp, 1500 int modify, MemOp mop) 1501 { 1502 nullify_over(ctx); 1503 do_store_64(ctx, load_gpr(ctx, rt), rb, 0, 0, disp, sp, modify, mop); 1504 return nullify_end(ctx); 1505 } 1506 1507 static bool do_fstorew(DisasContext *ctx, unsigned rt, unsigned rb, 1508 unsigned rx, int scale, int64_t disp, 1509 unsigned sp, int modify) 1510 { 1511 TCGv_i32 tmp; 1512 1513 nullify_over(ctx); 1514 1515 tmp = load_frw_i32(rt); 1516 do_store_32(ctx, tmp, rb, rx, scale, disp, sp, modify, MO_TEUL); 1517 1518 return nullify_end(ctx); 1519 } 1520 1521 static bool trans_fstw(DisasContext *ctx, arg_ldst *a) 1522 { 1523 return do_fstorew(ctx, a->t, a->b, a->x, a->scale ? 2 : 0, 1524 a->disp, a->sp, a->m); 1525 } 1526 1527 static bool do_fstored(DisasContext *ctx, unsigned rt, unsigned rb, 1528 unsigned rx, int scale, int64_t disp, 1529 unsigned sp, int modify) 1530 { 1531 TCGv_i64 tmp; 1532 1533 nullify_over(ctx); 1534 1535 tmp = load_frd(rt); 1536 do_store_64(ctx, tmp, rb, rx, scale, disp, sp, modify, MO_TEUQ); 1537 1538 return nullify_end(ctx); 1539 } 1540 1541 static bool trans_fstd(DisasContext *ctx, arg_ldst *a) 1542 { 1543 return do_fstored(ctx, a->t, a->b, a->x, a->scale ? 3 : 0, 1544 a->disp, a->sp, a->m); 1545 } 1546 1547 static bool do_fop_wew(DisasContext *ctx, unsigned rt, unsigned ra, 1548 void (*func)(TCGv_i32, TCGv_env, TCGv_i32)) 1549 { 1550 TCGv_i32 tmp; 1551 1552 nullify_over(ctx); 1553 tmp = load_frw0_i32(ra); 1554 1555 func(tmp, tcg_env, tmp); 1556 1557 save_frw_i32(rt, tmp); 1558 return nullify_end(ctx); 1559 } 1560 1561 static bool do_fop_wed(DisasContext *ctx, unsigned rt, unsigned ra, 1562 void (*func)(TCGv_i32, TCGv_env, TCGv_i64)) 1563 { 1564 TCGv_i32 dst; 1565 TCGv_i64 src; 1566 1567 nullify_over(ctx); 1568 src = load_frd(ra); 1569 dst = tcg_temp_new_i32(); 1570 1571 func(dst, tcg_env, src); 1572 1573 save_frw_i32(rt, dst); 1574 return nullify_end(ctx); 1575 } 1576 1577 static bool do_fop_ded(DisasContext *ctx, unsigned rt, unsigned ra, 1578 void (*func)(TCGv_i64, TCGv_env, TCGv_i64)) 1579 { 1580 TCGv_i64 tmp; 1581 1582 nullify_over(ctx); 1583 tmp = load_frd0(ra); 1584 1585 func(tmp, tcg_env, tmp); 1586 1587 save_frd(rt, tmp); 1588 return nullify_end(ctx); 1589 } 1590 1591 static bool do_fop_dew(DisasContext *ctx, unsigned rt, unsigned ra, 1592 void (*func)(TCGv_i64, TCGv_env, TCGv_i32)) 1593 { 1594 TCGv_i32 src; 1595 TCGv_i64 dst; 1596 1597 nullify_over(ctx); 1598 src = load_frw0_i32(ra); 1599 dst = tcg_temp_new_i64(); 1600 1601 func(dst, tcg_env, src); 1602 1603 save_frd(rt, dst); 1604 return nullify_end(ctx); 1605 } 1606 1607 static bool do_fop_weww(DisasContext *ctx, unsigned rt, 1608 unsigned ra, unsigned rb, 1609 void (*func)(TCGv_i32, TCGv_env, TCGv_i32, TCGv_i32)) 1610 { 1611 TCGv_i32 a, b; 1612 1613 nullify_over(ctx); 1614 a = load_frw0_i32(ra); 1615 b = load_frw0_i32(rb); 1616 1617 func(a, tcg_env, a, b); 1618 1619 save_frw_i32(rt, a); 1620 return nullify_end(ctx); 1621 } 1622 1623 static bool do_fop_dedd(DisasContext *ctx, unsigned rt, 1624 unsigned ra, unsigned rb, 1625 void (*func)(TCGv_i64, TCGv_env, TCGv_i64, TCGv_i64)) 1626 { 1627 TCGv_i64 a, b; 1628 1629 nullify_over(ctx); 1630 a = load_frd0(ra); 1631 b = load_frd0(rb); 1632 1633 func(a, tcg_env, a, b); 1634 1635 save_frd(rt, a); 1636 return nullify_end(ctx); 1637 } 1638 1639 /* Emit an unconditional branch to a direct target, which may or may not 1640 have already had nullification handled. */ 1641 static bool do_dbranch(DisasContext *ctx, uint64_t dest, 1642 unsigned link, bool is_n) 1643 { 1644 if (ctx->null_cond.c == TCG_COND_NEVER && ctx->null_lab == NULL) { 1645 if (link != 0) { 1646 copy_iaoq_entry(ctx, cpu_gr[link], ctx->iaoq_n, ctx->iaoq_n_var); 1647 } 1648 ctx->iaoq_n = dest; 1649 if (is_n) { 1650 ctx->null_cond.c = TCG_COND_ALWAYS; 1651 } 1652 } else { 1653 nullify_over(ctx); 1654 1655 if (link != 0) { 1656 copy_iaoq_entry(ctx, cpu_gr[link], ctx->iaoq_n, ctx->iaoq_n_var); 1657 } 1658 1659 if (is_n && use_nullify_skip(ctx)) { 1660 nullify_set(ctx, 0); 1661 gen_goto_tb(ctx, 0, dest, dest + 4); 1662 } else { 1663 nullify_set(ctx, is_n); 1664 gen_goto_tb(ctx, 0, ctx->iaoq_b, dest); 1665 } 1666 1667 nullify_end(ctx); 1668 1669 nullify_set(ctx, 0); 1670 gen_goto_tb(ctx, 1, ctx->iaoq_b, ctx->iaoq_n); 1671 ctx->base.is_jmp = DISAS_NORETURN; 1672 } 1673 return true; 1674 } 1675 1676 /* Emit a conditional branch to a direct target. If the branch itself 1677 is nullified, we should have already used nullify_over. */ 1678 static bool do_cbranch(DisasContext *ctx, int64_t disp, bool is_n, 1679 DisasCond *cond) 1680 { 1681 uint64_t dest = iaoq_dest(ctx, disp); 1682 TCGLabel *taken = NULL; 1683 TCGCond c = cond->c; 1684 bool n; 1685 1686 assert(ctx->null_cond.c == TCG_COND_NEVER); 1687 1688 /* Handle TRUE and NEVER as direct branches. */ 1689 if (c == TCG_COND_ALWAYS) { 1690 return do_dbranch(ctx, dest, 0, is_n && disp >= 0); 1691 } 1692 if (c == TCG_COND_NEVER) { 1693 return do_dbranch(ctx, ctx->iaoq_n, 0, is_n && disp < 0); 1694 } 1695 1696 taken = gen_new_label(); 1697 tcg_gen_brcond_i64(c, cond->a0, cond->a1, taken); 1698 cond_free(cond); 1699 1700 /* Not taken: Condition not satisfied; nullify on backward branches. */ 1701 n = is_n && disp < 0; 1702 if (n && use_nullify_skip(ctx)) { 1703 nullify_set(ctx, 0); 1704 gen_goto_tb(ctx, 0, ctx->iaoq_n, ctx->iaoq_n + 4); 1705 } else { 1706 if (!n && ctx->null_lab) { 1707 gen_set_label(ctx->null_lab); 1708 ctx->null_lab = NULL; 1709 } 1710 nullify_set(ctx, n); 1711 if (ctx->iaoq_n == -1) { 1712 /* The temporary iaoq_n_var died at the branch above. 1713 Regenerate it here instead of saving it. */ 1714 tcg_gen_addi_i64(ctx->iaoq_n_var, cpu_iaoq_b, 4); 1715 } 1716 gen_goto_tb(ctx, 0, ctx->iaoq_b, ctx->iaoq_n); 1717 } 1718 1719 gen_set_label(taken); 1720 1721 /* Taken: Condition satisfied; nullify on forward branches. */ 1722 n = is_n && disp >= 0; 1723 if (n && use_nullify_skip(ctx)) { 1724 nullify_set(ctx, 0); 1725 gen_goto_tb(ctx, 1, dest, dest + 4); 1726 } else { 1727 nullify_set(ctx, n); 1728 gen_goto_tb(ctx, 1, ctx->iaoq_b, dest); 1729 } 1730 1731 /* Not taken: the branch itself was nullified. */ 1732 if (ctx->null_lab) { 1733 gen_set_label(ctx->null_lab); 1734 ctx->null_lab = NULL; 1735 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 1736 } else { 1737 ctx->base.is_jmp = DISAS_NORETURN; 1738 } 1739 return true; 1740 } 1741 1742 /* Emit an unconditional branch to an indirect target. This handles 1743 nullification of the branch itself. */ 1744 static bool do_ibranch(DisasContext *ctx, TCGv_i64 dest, 1745 unsigned link, bool is_n) 1746 { 1747 TCGv_i64 a0, a1, next, tmp; 1748 TCGCond c; 1749 1750 assert(ctx->null_lab == NULL); 1751 1752 if (ctx->null_cond.c == TCG_COND_NEVER) { 1753 if (link != 0) { 1754 copy_iaoq_entry(ctx, cpu_gr[link], ctx->iaoq_n, ctx->iaoq_n_var); 1755 } 1756 next = tcg_temp_new_i64(); 1757 tcg_gen_mov_i64(next, dest); 1758 if (is_n) { 1759 if (use_nullify_skip(ctx)) { 1760 copy_iaoq_entry(ctx, cpu_iaoq_f, -1, next); 1761 tcg_gen_addi_i64(next, next, 4); 1762 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, next); 1763 nullify_set(ctx, 0); 1764 ctx->base.is_jmp = DISAS_IAQ_N_UPDATED; 1765 return true; 1766 } 1767 ctx->null_cond.c = TCG_COND_ALWAYS; 1768 } 1769 ctx->iaoq_n = -1; 1770 ctx->iaoq_n_var = next; 1771 } else if (is_n && use_nullify_skip(ctx)) { 1772 /* The (conditional) branch, B, nullifies the next insn, N, 1773 and we're allowed to skip execution N (no single-step or 1774 tracepoint in effect). Since the goto_ptr that we must use 1775 for the indirect branch consumes no special resources, we 1776 can (conditionally) skip B and continue execution. */ 1777 /* The use_nullify_skip test implies we have a known control path. */ 1778 tcg_debug_assert(ctx->iaoq_b != -1); 1779 tcg_debug_assert(ctx->iaoq_n != -1); 1780 1781 /* We do have to handle the non-local temporary, DEST, before 1782 branching. Since IOAQ_F is not really live at this point, we 1783 can simply store DEST optimistically. Similarly with IAOQ_B. */ 1784 copy_iaoq_entry(ctx, cpu_iaoq_f, -1, dest); 1785 next = tcg_temp_new_i64(); 1786 tcg_gen_addi_i64(next, dest, 4); 1787 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, next); 1788 1789 nullify_over(ctx); 1790 if (link != 0) { 1791 copy_iaoq_entry(ctx, cpu_gr[link], ctx->iaoq_n, ctx->iaoq_n_var); 1792 } 1793 tcg_gen_lookup_and_goto_ptr(); 1794 return nullify_end(ctx); 1795 } else { 1796 c = ctx->null_cond.c; 1797 a0 = ctx->null_cond.a0; 1798 a1 = ctx->null_cond.a1; 1799 1800 tmp = tcg_temp_new_i64(); 1801 next = tcg_temp_new_i64(); 1802 1803 copy_iaoq_entry(ctx, tmp, ctx->iaoq_n, ctx->iaoq_n_var); 1804 tcg_gen_movcond_i64(c, next, a0, a1, tmp, dest); 1805 ctx->iaoq_n = -1; 1806 ctx->iaoq_n_var = next; 1807 1808 if (link != 0) { 1809 tcg_gen_movcond_i64(c, cpu_gr[link], a0, a1, cpu_gr[link], tmp); 1810 } 1811 1812 if (is_n) { 1813 /* The branch nullifies the next insn, which means the state of N 1814 after the branch is the inverse of the state of N that applied 1815 to the branch. */ 1816 tcg_gen_setcond_i64(tcg_invert_cond(c), cpu_psw_n, a0, a1); 1817 cond_free(&ctx->null_cond); 1818 ctx->null_cond = cond_make_n(); 1819 ctx->psw_n_nonzero = true; 1820 } else { 1821 cond_free(&ctx->null_cond); 1822 } 1823 } 1824 return true; 1825 } 1826 1827 /* Implement 1828 * if (IAOQ_Front{30..31} < GR[b]{30..31}) 1829 * IAOQ_Next{30..31} ← GR[b]{30..31}; 1830 * else 1831 * IAOQ_Next{30..31} ← IAOQ_Front{30..31}; 1832 * which keeps the privilege level from being increased. 1833 */ 1834 static TCGv_i64 do_ibranch_priv(DisasContext *ctx, TCGv_i64 offset) 1835 { 1836 TCGv_i64 dest; 1837 switch (ctx->privilege) { 1838 case 0: 1839 /* Privilege 0 is maximum and is allowed to decrease. */ 1840 return offset; 1841 case 3: 1842 /* Privilege 3 is minimum and is never allowed to increase. */ 1843 dest = tcg_temp_new_i64(); 1844 tcg_gen_ori_i64(dest, offset, 3); 1845 break; 1846 default: 1847 dest = tcg_temp_new_i64(); 1848 tcg_gen_andi_i64(dest, offset, -4); 1849 tcg_gen_ori_i64(dest, dest, ctx->privilege); 1850 tcg_gen_movcond_i64(TCG_COND_GTU, dest, dest, offset, dest, offset); 1851 break; 1852 } 1853 return dest; 1854 } 1855 1856 #ifdef CONFIG_USER_ONLY 1857 /* On Linux, page zero is normally marked execute only + gateway. 1858 Therefore normal read or write is supposed to fail, but specific 1859 offsets have kernel code mapped to raise permissions to implement 1860 system calls. Handling this via an explicit check here, rather 1861 in than the "be disp(sr2,r0)" instruction that probably sent us 1862 here, is the easiest way to handle the branch delay slot on the 1863 aforementioned BE. */ 1864 static void do_page_zero(DisasContext *ctx) 1865 { 1866 TCGv_i64 tmp; 1867 1868 /* If by some means we get here with PSW[N]=1, that implies that 1869 the B,GATE instruction would be skipped, and we'd fault on the 1870 next insn within the privileged page. */ 1871 switch (ctx->null_cond.c) { 1872 case TCG_COND_NEVER: 1873 break; 1874 case TCG_COND_ALWAYS: 1875 tcg_gen_movi_i64(cpu_psw_n, 0); 1876 goto do_sigill; 1877 default: 1878 /* Since this is always the first (and only) insn within the 1879 TB, we should know the state of PSW[N] from TB->FLAGS. */ 1880 g_assert_not_reached(); 1881 } 1882 1883 /* Check that we didn't arrive here via some means that allowed 1884 non-sequential instruction execution. Normally the PSW[B] bit 1885 detects this by disallowing the B,GATE instruction to execute 1886 under such conditions. */ 1887 if (ctx->iaoq_b != ctx->iaoq_f + 4) { 1888 goto do_sigill; 1889 } 1890 1891 switch (ctx->iaoq_f & -4) { 1892 case 0x00: /* Null pointer call */ 1893 gen_excp_1(EXCP_IMP); 1894 ctx->base.is_jmp = DISAS_NORETURN; 1895 break; 1896 1897 case 0xb0: /* LWS */ 1898 gen_excp_1(EXCP_SYSCALL_LWS); 1899 ctx->base.is_jmp = DISAS_NORETURN; 1900 break; 1901 1902 case 0xe0: /* SET_THREAD_POINTER */ 1903 tcg_gen_st_i64(cpu_gr[26], tcg_env, offsetof(CPUHPPAState, cr[27])); 1904 tmp = tcg_temp_new_i64(); 1905 tcg_gen_ori_i64(tmp, cpu_gr[31], 3); 1906 copy_iaoq_entry(ctx, cpu_iaoq_f, -1, tmp); 1907 tcg_gen_addi_i64(tmp, tmp, 4); 1908 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp); 1909 ctx->base.is_jmp = DISAS_IAQ_N_UPDATED; 1910 break; 1911 1912 case 0x100: /* SYSCALL */ 1913 gen_excp_1(EXCP_SYSCALL); 1914 ctx->base.is_jmp = DISAS_NORETURN; 1915 break; 1916 1917 default: 1918 do_sigill: 1919 gen_excp_1(EXCP_ILL); 1920 ctx->base.is_jmp = DISAS_NORETURN; 1921 break; 1922 } 1923 } 1924 #endif 1925 1926 static bool trans_nop(DisasContext *ctx, arg_nop *a) 1927 { 1928 cond_free(&ctx->null_cond); 1929 return true; 1930 } 1931 1932 static bool trans_break(DisasContext *ctx, arg_break *a) 1933 { 1934 return gen_excp_iir(ctx, EXCP_BREAK); 1935 } 1936 1937 static bool trans_sync(DisasContext *ctx, arg_sync *a) 1938 { 1939 /* No point in nullifying the memory barrier. */ 1940 tcg_gen_mb(TCG_BAR_SC | TCG_MO_ALL); 1941 1942 cond_free(&ctx->null_cond); 1943 return true; 1944 } 1945 1946 static bool trans_mfia(DisasContext *ctx, arg_mfia *a) 1947 { 1948 unsigned rt = a->t; 1949 TCGv_i64 tmp = dest_gpr(ctx, rt); 1950 tcg_gen_movi_i64(tmp, ctx->iaoq_f); 1951 save_gpr(ctx, rt, tmp); 1952 1953 cond_free(&ctx->null_cond); 1954 return true; 1955 } 1956 1957 static bool trans_mfsp(DisasContext *ctx, arg_mfsp *a) 1958 { 1959 unsigned rt = a->t; 1960 unsigned rs = a->sp; 1961 TCGv_i64 t0 = tcg_temp_new_i64(); 1962 1963 load_spr(ctx, t0, rs); 1964 tcg_gen_shri_i64(t0, t0, 32); 1965 1966 save_gpr(ctx, rt, t0); 1967 1968 cond_free(&ctx->null_cond); 1969 return true; 1970 } 1971 1972 static bool trans_mfctl(DisasContext *ctx, arg_mfctl *a) 1973 { 1974 unsigned rt = a->t; 1975 unsigned ctl = a->r; 1976 TCGv_i64 tmp; 1977 1978 switch (ctl) { 1979 case CR_SAR: 1980 if (a->e == 0) { 1981 /* MFSAR without ,W masks low 5 bits. */ 1982 tmp = dest_gpr(ctx, rt); 1983 tcg_gen_andi_i64(tmp, cpu_sar, 31); 1984 save_gpr(ctx, rt, tmp); 1985 goto done; 1986 } 1987 save_gpr(ctx, rt, cpu_sar); 1988 goto done; 1989 case CR_IT: /* Interval Timer */ 1990 /* FIXME: Respect PSW_S bit. */ 1991 nullify_over(ctx); 1992 tmp = dest_gpr(ctx, rt); 1993 if (translator_io_start(&ctx->base)) { 1994 gen_helper_read_interval_timer(tmp); 1995 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 1996 } else { 1997 gen_helper_read_interval_timer(tmp); 1998 } 1999 save_gpr(ctx, rt, tmp); 2000 return nullify_end(ctx); 2001 case 26: 2002 case 27: 2003 break; 2004 default: 2005 /* All other control registers are privileged. */ 2006 CHECK_MOST_PRIVILEGED(EXCP_PRIV_REG); 2007 break; 2008 } 2009 2010 tmp = tcg_temp_new_i64(); 2011 tcg_gen_ld_i64(tmp, tcg_env, offsetof(CPUHPPAState, cr[ctl])); 2012 save_gpr(ctx, rt, tmp); 2013 2014 done: 2015 cond_free(&ctx->null_cond); 2016 return true; 2017 } 2018 2019 static bool trans_mtsp(DisasContext *ctx, arg_mtsp *a) 2020 { 2021 unsigned rr = a->r; 2022 unsigned rs = a->sp; 2023 TCGv_i64 tmp; 2024 2025 if (rs >= 5) { 2026 CHECK_MOST_PRIVILEGED(EXCP_PRIV_REG); 2027 } 2028 nullify_over(ctx); 2029 2030 tmp = tcg_temp_new_i64(); 2031 tcg_gen_shli_i64(tmp, load_gpr(ctx, rr), 32); 2032 2033 if (rs >= 4) { 2034 tcg_gen_st_i64(tmp, tcg_env, offsetof(CPUHPPAState, sr[rs])); 2035 ctx->tb_flags &= ~TB_FLAG_SR_SAME; 2036 } else { 2037 tcg_gen_mov_i64(cpu_sr[rs], tmp); 2038 } 2039 2040 return nullify_end(ctx); 2041 } 2042 2043 static bool trans_mtctl(DisasContext *ctx, arg_mtctl *a) 2044 { 2045 unsigned ctl = a->t; 2046 TCGv_i64 reg; 2047 TCGv_i64 tmp; 2048 2049 if (ctl == CR_SAR) { 2050 reg = load_gpr(ctx, a->r); 2051 tmp = tcg_temp_new_i64(); 2052 tcg_gen_andi_i64(tmp, reg, ctx->is_pa20 ? 63 : 31); 2053 save_or_nullify(ctx, cpu_sar, tmp); 2054 2055 cond_free(&ctx->null_cond); 2056 return true; 2057 } 2058 2059 /* All other control registers are privileged or read-only. */ 2060 CHECK_MOST_PRIVILEGED(EXCP_PRIV_REG); 2061 2062 #ifndef CONFIG_USER_ONLY 2063 nullify_over(ctx); 2064 reg = load_gpr(ctx, a->r); 2065 2066 switch (ctl) { 2067 case CR_IT: 2068 gen_helper_write_interval_timer(tcg_env, reg); 2069 break; 2070 case CR_EIRR: 2071 gen_helper_write_eirr(tcg_env, reg); 2072 break; 2073 case CR_EIEM: 2074 gen_helper_write_eiem(tcg_env, reg); 2075 ctx->base.is_jmp = DISAS_IAQ_N_STALE_EXIT; 2076 break; 2077 2078 case CR_IIASQ: 2079 case CR_IIAOQ: 2080 /* FIXME: Respect PSW_Q bit */ 2081 /* The write advances the queue and stores to the back element. */ 2082 tmp = tcg_temp_new_i64(); 2083 tcg_gen_ld_i64(tmp, tcg_env, 2084 offsetof(CPUHPPAState, cr_back[ctl - CR_IIASQ])); 2085 tcg_gen_st_i64(tmp, tcg_env, offsetof(CPUHPPAState, cr[ctl])); 2086 tcg_gen_st_i64(reg, tcg_env, 2087 offsetof(CPUHPPAState, cr_back[ctl - CR_IIASQ])); 2088 break; 2089 2090 case CR_PID1: 2091 case CR_PID2: 2092 case CR_PID3: 2093 case CR_PID4: 2094 tcg_gen_st_i64(reg, tcg_env, offsetof(CPUHPPAState, cr[ctl])); 2095 #ifndef CONFIG_USER_ONLY 2096 gen_helper_change_prot_id(tcg_env); 2097 #endif 2098 break; 2099 2100 default: 2101 tcg_gen_st_i64(reg, tcg_env, offsetof(CPUHPPAState, cr[ctl])); 2102 break; 2103 } 2104 return nullify_end(ctx); 2105 #endif 2106 } 2107 2108 static bool trans_mtsarcm(DisasContext *ctx, arg_mtsarcm *a) 2109 { 2110 TCGv_i64 tmp = tcg_temp_new_i64(); 2111 2112 tcg_gen_not_i64(tmp, load_gpr(ctx, a->r)); 2113 tcg_gen_andi_i64(tmp, tmp, ctx->is_pa20 ? 63 : 31); 2114 save_or_nullify(ctx, cpu_sar, tmp); 2115 2116 cond_free(&ctx->null_cond); 2117 return true; 2118 } 2119 2120 static bool trans_ldsid(DisasContext *ctx, arg_ldsid *a) 2121 { 2122 TCGv_i64 dest = dest_gpr(ctx, a->t); 2123 2124 #ifdef CONFIG_USER_ONLY 2125 /* We don't implement space registers in user mode. */ 2126 tcg_gen_movi_i64(dest, 0); 2127 #else 2128 tcg_gen_mov_i64(dest, space_select(ctx, a->sp, load_gpr(ctx, a->b))); 2129 tcg_gen_shri_i64(dest, dest, 32); 2130 #endif 2131 save_gpr(ctx, a->t, dest); 2132 2133 cond_free(&ctx->null_cond); 2134 return true; 2135 } 2136 2137 static bool trans_rsm(DisasContext *ctx, arg_rsm *a) 2138 { 2139 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2140 #ifndef CONFIG_USER_ONLY 2141 TCGv_i64 tmp; 2142 2143 nullify_over(ctx); 2144 2145 tmp = tcg_temp_new_i64(); 2146 tcg_gen_ld_i64(tmp, tcg_env, offsetof(CPUHPPAState, psw)); 2147 tcg_gen_andi_i64(tmp, tmp, ~a->i); 2148 gen_helper_swap_system_mask(tmp, tcg_env, tmp); 2149 save_gpr(ctx, a->t, tmp); 2150 2151 /* Exit the TB to recognize new interrupts, e.g. PSW_M. */ 2152 ctx->base.is_jmp = DISAS_IAQ_N_STALE_EXIT; 2153 return nullify_end(ctx); 2154 #endif 2155 } 2156 2157 static bool trans_ssm(DisasContext *ctx, arg_ssm *a) 2158 { 2159 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2160 #ifndef CONFIG_USER_ONLY 2161 TCGv_i64 tmp; 2162 2163 nullify_over(ctx); 2164 2165 tmp = tcg_temp_new_i64(); 2166 tcg_gen_ld_i64(tmp, tcg_env, offsetof(CPUHPPAState, psw)); 2167 tcg_gen_ori_i64(tmp, tmp, a->i); 2168 gen_helper_swap_system_mask(tmp, tcg_env, tmp); 2169 save_gpr(ctx, a->t, tmp); 2170 2171 /* Exit the TB to recognize new interrupts, e.g. PSW_I. */ 2172 ctx->base.is_jmp = DISAS_IAQ_N_STALE_EXIT; 2173 return nullify_end(ctx); 2174 #endif 2175 } 2176 2177 static bool trans_mtsm(DisasContext *ctx, arg_mtsm *a) 2178 { 2179 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2180 #ifndef CONFIG_USER_ONLY 2181 TCGv_i64 tmp, reg; 2182 nullify_over(ctx); 2183 2184 reg = load_gpr(ctx, a->r); 2185 tmp = tcg_temp_new_i64(); 2186 gen_helper_swap_system_mask(tmp, tcg_env, reg); 2187 2188 /* Exit the TB to recognize new interrupts. */ 2189 ctx->base.is_jmp = DISAS_IAQ_N_STALE_EXIT; 2190 return nullify_end(ctx); 2191 #endif 2192 } 2193 2194 static bool do_rfi(DisasContext *ctx, bool rfi_r) 2195 { 2196 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2197 #ifndef CONFIG_USER_ONLY 2198 nullify_over(ctx); 2199 2200 if (rfi_r) { 2201 gen_helper_rfi_r(tcg_env); 2202 } else { 2203 gen_helper_rfi(tcg_env); 2204 } 2205 /* Exit the TB to recognize new interrupts. */ 2206 tcg_gen_exit_tb(NULL, 0); 2207 ctx->base.is_jmp = DISAS_NORETURN; 2208 2209 return nullify_end(ctx); 2210 #endif 2211 } 2212 2213 static bool trans_rfi(DisasContext *ctx, arg_rfi *a) 2214 { 2215 return do_rfi(ctx, false); 2216 } 2217 2218 static bool trans_rfi_r(DisasContext *ctx, arg_rfi_r *a) 2219 { 2220 return do_rfi(ctx, true); 2221 } 2222 2223 static bool trans_halt(DisasContext *ctx, arg_halt *a) 2224 { 2225 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2226 #ifndef CONFIG_USER_ONLY 2227 nullify_over(ctx); 2228 gen_helper_halt(tcg_env); 2229 ctx->base.is_jmp = DISAS_NORETURN; 2230 return nullify_end(ctx); 2231 #endif 2232 } 2233 2234 static bool trans_reset(DisasContext *ctx, arg_reset *a) 2235 { 2236 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2237 #ifndef CONFIG_USER_ONLY 2238 nullify_over(ctx); 2239 gen_helper_reset(tcg_env); 2240 ctx->base.is_jmp = DISAS_NORETURN; 2241 return nullify_end(ctx); 2242 #endif 2243 } 2244 2245 static bool trans_getshadowregs(DisasContext *ctx, arg_getshadowregs *a) 2246 { 2247 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2248 #ifndef CONFIG_USER_ONLY 2249 nullify_over(ctx); 2250 gen_helper_getshadowregs(tcg_env); 2251 return nullify_end(ctx); 2252 #endif 2253 } 2254 2255 static bool trans_nop_addrx(DisasContext *ctx, arg_ldst *a) 2256 { 2257 if (a->m) { 2258 TCGv_i64 dest = dest_gpr(ctx, a->b); 2259 TCGv_i64 src1 = load_gpr(ctx, a->b); 2260 TCGv_i64 src2 = load_gpr(ctx, a->x); 2261 2262 /* The only thing we need to do is the base register modification. */ 2263 tcg_gen_add_i64(dest, src1, src2); 2264 save_gpr(ctx, a->b, dest); 2265 } 2266 cond_free(&ctx->null_cond); 2267 return true; 2268 } 2269 2270 static bool trans_probe(DisasContext *ctx, arg_probe *a) 2271 { 2272 TCGv_i64 dest, ofs; 2273 TCGv_i32 level, want; 2274 TCGv_i64 addr; 2275 2276 nullify_over(ctx); 2277 2278 dest = dest_gpr(ctx, a->t); 2279 form_gva(ctx, &addr, &ofs, a->b, 0, 0, 0, a->sp, 0, false); 2280 2281 if (a->imm) { 2282 level = tcg_constant_i32(a->ri); 2283 } else { 2284 level = tcg_temp_new_i32(); 2285 tcg_gen_extrl_i64_i32(level, load_gpr(ctx, a->ri)); 2286 tcg_gen_andi_i32(level, level, 3); 2287 } 2288 want = tcg_constant_i32(a->write ? PAGE_WRITE : PAGE_READ); 2289 2290 gen_helper_probe(dest, tcg_env, addr, level, want); 2291 2292 save_gpr(ctx, a->t, dest); 2293 return nullify_end(ctx); 2294 } 2295 2296 static bool trans_ixtlbx(DisasContext *ctx, arg_ixtlbx *a) 2297 { 2298 if (ctx->is_pa20) { 2299 return false; 2300 } 2301 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2302 #ifndef CONFIG_USER_ONLY 2303 TCGv_i64 addr; 2304 TCGv_i64 ofs, reg; 2305 2306 nullify_over(ctx); 2307 2308 form_gva(ctx, &addr, &ofs, a->b, 0, 0, 0, a->sp, 0, false); 2309 reg = load_gpr(ctx, a->r); 2310 if (a->addr) { 2311 gen_helper_itlba_pa11(tcg_env, addr, reg); 2312 } else { 2313 gen_helper_itlbp_pa11(tcg_env, addr, reg); 2314 } 2315 2316 /* Exit TB for TLB change if mmu is enabled. */ 2317 if (ctx->tb_flags & PSW_C) { 2318 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 2319 } 2320 return nullify_end(ctx); 2321 #endif 2322 } 2323 2324 static bool trans_pxtlbx(DisasContext *ctx, arg_pxtlbx *a) 2325 { 2326 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2327 #ifndef CONFIG_USER_ONLY 2328 TCGv_i64 addr; 2329 TCGv_i64 ofs; 2330 2331 nullify_over(ctx); 2332 2333 form_gva(ctx, &addr, &ofs, a->b, a->x, 0, 0, a->sp, a->m, false); 2334 if (a->m) { 2335 save_gpr(ctx, a->b, ofs); 2336 } 2337 if (a->local) { 2338 gen_helper_ptlbe(tcg_env); 2339 } else { 2340 gen_helper_ptlb(tcg_env, addr); 2341 } 2342 2343 /* Exit TB for TLB change if mmu is enabled. */ 2344 if (ctx->tb_flags & PSW_C) { 2345 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 2346 } 2347 return nullify_end(ctx); 2348 #endif 2349 } 2350 2351 /* 2352 * Implement the pcxl and pcxl2 Fast TLB Insert instructions. 2353 * See 2354 * https://parisc.wiki.kernel.org/images-parisc/a/a9/Pcxl2_ers.pdf 2355 * page 13-9 (195/206) 2356 */ 2357 static bool trans_ixtlbxf(DisasContext *ctx, arg_ixtlbxf *a) 2358 { 2359 if (ctx->is_pa20) { 2360 return false; 2361 } 2362 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2363 #ifndef CONFIG_USER_ONLY 2364 TCGv_i64 addr, atl, stl; 2365 TCGv_i64 reg; 2366 2367 nullify_over(ctx); 2368 2369 /* 2370 * FIXME: 2371 * if (not (pcxl or pcxl2)) 2372 * return gen_illegal(ctx); 2373 */ 2374 2375 atl = tcg_temp_new_i64(); 2376 stl = tcg_temp_new_i64(); 2377 addr = tcg_temp_new_i64(); 2378 2379 tcg_gen_ld32u_i64(stl, tcg_env, 2380 a->data ? offsetof(CPUHPPAState, cr[CR_ISR]) 2381 : offsetof(CPUHPPAState, cr[CR_IIASQ])); 2382 tcg_gen_ld32u_i64(atl, tcg_env, 2383 a->data ? offsetof(CPUHPPAState, cr[CR_IOR]) 2384 : offsetof(CPUHPPAState, cr[CR_IIAOQ])); 2385 tcg_gen_shli_i64(stl, stl, 32); 2386 tcg_gen_or_i64(addr, atl, stl); 2387 2388 reg = load_gpr(ctx, a->r); 2389 if (a->addr) { 2390 gen_helper_itlba_pa11(tcg_env, addr, reg); 2391 } else { 2392 gen_helper_itlbp_pa11(tcg_env, addr, reg); 2393 } 2394 2395 /* Exit TB for TLB change if mmu is enabled. */ 2396 if (ctx->tb_flags & PSW_C) { 2397 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 2398 } 2399 return nullify_end(ctx); 2400 #endif 2401 } 2402 2403 static bool trans_ixtlbt(DisasContext *ctx, arg_ixtlbt *a) 2404 { 2405 if (!ctx->is_pa20) { 2406 return false; 2407 } 2408 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2409 #ifndef CONFIG_USER_ONLY 2410 nullify_over(ctx); 2411 { 2412 TCGv_i64 src1 = load_gpr(ctx, a->r1); 2413 TCGv_i64 src2 = load_gpr(ctx, a->r2); 2414 2415 if (a->data) { 2416 gen_helper_idtlbt_pa20(tcg_env, src1, src2); 2417 } else { 2418 gen_helper_iitlbt_pa20(tcg_env, src1, src2); 2419 } 2420 } 2421 /* Exit TB for TLB change if mmu is enabled. */ 2422 if (ctx->tb_flags & PSW_C) { 2423 ctx->base.is_jmp = DISAS_IAQ_N_STALE; 2424 } 2425 return nullify_end(ctx); 2426 #endif 2427 } 2428 2429 static bool trans_lpa(DisasContext *ctx, arg_ldst *a) 2430 { 2431 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2432 #ifndef CONFIG_USER_ONLY 2433 TCGv_i64 vaddr; 2434 TCGv_i64 ofs, paddr; 2435 2436 nullify_over(ctx); 2437 2438 form_gva(ctx, &vaddr, &ofs, a->b, a->x, 0, 0, a->sp, a->m, false); 2439 2440 paddr = tcg_temp_new_i64(); 2441 gen_helper_lpa(paddr, tcg_env, vaddr); 2442 2443 /* Note that physical address result overrides base modification. */ 2444 if (a->m) { 2445 save_gpr(ctx, a->b, ofs); 2446 } 2447 save_gpr(ctx, a->t, paddr); 2448 2449 return nullify_end(ctx); 2450 #endif 2451 } 2452 2453 static bool trans_lci(DisasContext *ctx, arg_lci *a) 2454 { 2455 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2456 2457 /* The Coherence Index is an implementation-defined function of the 2458 physical address. Two addresses with the same CI have a coherent 2459 view of the cache. Our implementation is to return 0 for all, 2460 since the entire address space is coherent. */ 2461 save_gpr(ctx, a->t, tcg_constant_i64(0)); 2462 2463 cond_free(&ctx->null_cond); 2464 return true; 2465 } 2466 2467 static bool trans_add(DisasContext *ctx, arg_rrr_cf_d_sh *a) 2468 { 2469 return do_add_reg(ctx, a, false, false, false, false); 2470 } 2471 2472 static bool trans_add_l(DisasContext *ctx, arg_rrr_cf_d_sh *a) 2473 { 2474 return do_add_reg(ctx, a, true, false, false, false); 2475 } 2476 2477 static bool trans_add_tsv(DisasContext *ctx, arg_rrr_cf_d_sh *a) 2478 { 2479 return do_add_reg(ctx, a, false, true, false, false); 2480 } 2481 2482 static bool trans_add_c(DisasContext *ctx, arg_rrr_cf_d_sh *a) 2483 { 2484 return do_add_reg(ctx, a, false, false, false, true); 2485 } 2486 2487 static bool trans_add_c_tsv(DisasContext *ctx, arg_rrr_cf_d_sh *a) 2488 { 2489 return do_add_reg(ctx, a, false, true, false, true); 2490 } 2491 2492 static bool trans_sub(DisasContext *ctx, arg_rrr_cf_d *a) 2493 { 2494 return do_sub_reg(ctx, a, false, false, false); 2495 } 2496 2497 static bool trans_sub_tsv(DisasContext *ctx, arg_rrr_cf_d *a) 2498 { 2499 return do_sub_reg(ctx, a, true, false, false); 2500 } 2501 2502 static bool trans_sub_tc(DisasContext *ctx, arg_rrr_cf_d *a) 2503 { 2504 return do_sub_reg(ctx, a, false, false, true); 2505 } 2506 2507 static bool trans_sub_tsv_tc(DisasContext *ctx, arg_rrr_cf_d *a) 2508 { 2509 return do_sub_reg(ctx, a, true, false, true); 2510 } 2511 2512 static bool trans_sub_b(DisasContext *ctx, arg_rrr_cf_d *a) 2513 { 2514 return do_sub_reg(ctx, a, false, true, false); 2515 } 2516 2517 static bool trans_sub_b_tsv(DisasContext *ctx, arg_rrr_cf_d *a) 2518 { 2519 return do_sub_reg(ctx, a, true, true, false); 2520 } 2521 2522 static bool trans_andcm(DisasContext *ctx, arg_rrr_cf_d *a) 2523 { 2524 return do_log_reg(ctx, a, tcg_gen_andc_i64); 2525 } 2526 2527 static bool trans_and(DisasContext *ctx, arg_rrr_cf_d *a) 2528 { 2529 return do_log_reg(ctx, a, tcg_gen_and_i64); 2530 } 2531 2532 static bool trans_or(DisasContext *ctx, arg_rrr_cf_d *a) 2533 { 2534 if (a->cf == 0) { 2535 unsigned r2 = a->r2; 2536 unsigned r1 = a->r1; 2537 unsigned rt = a->t; 2538 2539 if (rt == 0) { /* NOP */ 2540 cond_free(&ctx->null_cond); 2541 return true; 2542 } 2543 if (r2 == 0) { /* COPY */ 2544 if (r1 == 0) { 2545 TCGv_i64 dest = dest_gpr(ctx, rt); 2546 tcg_gen_movi_i64(dest, 0); 2547 save_gpr(ctx, rt, dest); 2548 } else { 2549 save_gpr(ctx, rt, cpu_gr[r1]); 2550 } 2551 cond_free(&ctx->null_cond); 2552 return true; 2553 } 2554 #ifndef CONFIG_USER_ONLY 2555 /* These are QEMU extensions and are nops in the real architecture: 2556 * 2557 * or %r10,%r10,%r10 -- idle loop; wait for interrupt 2558 * or %r31,%r31,%r31 -- death loop; offline cpu 2559 * currently implemented as idle. 2560 */ 2561 if ((rt == 10 || rt == 31) && r1 == rt && r2 == rt) { /* PAUSE */ 2562 /* No need to check for supervisor, as userland can only pause 2563 until the next timer interrupt. */ 2564 nullify_over(ctx); 2565 2566 /* Advance the instruction queue. */ 2567 copy_iaoq_entry(ctx, cpu_iaoq_f, ctx->iaoq_b, cpu_iaoq_b); 2568 copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var); 2569 nullify_set(ctx, 0); 2570 2571 /* Tell the qemu main loop to halt until this cpu has work. */ 2572 tcg_gen_st_i32(tcg_constant_i32(1), tcg_env, 2573 offsetof(CPUState, halted) - offsetof(HPPACPU, env)); 2574 gen_excp_1(EXCP_HALTED); 2575 ctx->base.is_jmp = DISAS_NORETURN; 2576 2577 return nullify_end(ctx); 2578 } 2579 #endif 2580 } 2581 return do_log_reg(ctx, a, tcg_gen_or_i64); 2582 } 2583 2584 static bool trans_xor(DisasContext *ctx, arg_rrr_cf_d *a) 2585 { 2586 return do_log_reg(ctx, a, tcg_gen_xor_i64); 2587 } 2588 2589 static bool trans_cmpclr(DisasContext *ctx, arg_rrr_cf_d *a) 2590 { 2591 TCGv_i64 tcg_r1, tcg_r2; 2592 2593 if (a->cf) { 2594 nullify_over(ctx); 2595 } 2596 tcg_r1 = load_gpr(ctx, a->r1); 2597 tcg_r2 = load_gpr(ctx, a->r2); 2598 do_cmpclr(ctx, a->t, tcg_r1, tcg_r2, a->cf, a->d); 2599 return nullify_end(ctx); 2600 } 2601 2602 static bool trans_uxor(DisasContext *ctx, arg_rrr_cf_d *a) 2603 { 2604 TCGv_i64 tcg_r1, tcg_r2; 2605 2606 if (a->cf) { 2607 nullify_over(ctx); 2608 } 2609 tcg_r1 = load_gpr(ctx, a->r1); 2610 tcg_r2 = load_gpr(ctx, a->r2); 2611 do_unit(ctx, a->t, tcg_r1, tcg_r2, a->cf, a->d, false, tcg_gen_xor_i64); 2612 return nullify_end(ctx); 2613 } 2614 2615 static bool do_uaddcm(DisasContext *ctx, arg_rrr_cf_d *a, bool is_tc) 2616 { 2617 TCGv_i64 tcg_r1, tcg_r2, tmp; 2618 2619 if (a->cf) { 2620 nullify_over(ctx); 2621 } 2622 tcg_r1 = load_gpr(ctx, a->r1); 2623 tcg_r2 = load_gpr(ctx, a->r2); 2624 tmp = tcg_temp_new_i64(); 2625 tcg_gen_not_i64(tmp, tcg_r2); 2626 do_unit(ctx, a->t, tcg_r1, tmp, a->cf, a->d, is_tc, tcg_gen_add_i64); 2627 return nullify_end(ctx); 2628 } 2629 2630 static bool trans_uaddcm(DisasContext *ctx, arg_rrr_cf_d *a) 2631 { 2632 return do_uaddcm(ctx, a, false); 2633 } 2634 2635 static bool trans_uaddcm_tc(DisasContext *ctx, arg_rrr_cf_d *a) 2636 { 2637 return do_uaddcm(ctx, a, true); 2638 } 2639 2640 static bool do_dcor(DisasContext *ctx, arg_rr_cf_d *a, bool is_i) 2641 { 2642 TCGv_i64 tmp; 2643 2644 nullify_over(ctx); 2645 2646 tmp = tcg_temp_new_i64(); 2647 tcg_gen_shri_i64(tmp, cpu_psw_cb, 3); 2648 if (!is_i) { 2649 tcg_gen_not_i64(tmp, tmp); 2650 } 2651 tcg_gen_andi_i64(tmp, tmp, (uint64_t)0x1111111111111111ull); 2652 tcg_gen_muli_i64(tmp, tmp, 6); 2653 do_unit(ctx, a->t, load_gpr(ctx, a->r), tmp, a->cf, a->d, false, 2654 is_i ? tcg_gen_add_i64 : tcg_gen_sub_i64); 2655 return nullify_end(ctx); 2656 } 2657 2658 static bool trans_dcor(DisasContext *ctx, arg_rr_cf_d *a) 2659 { 2660 return do_dcor(ctx, a, false); 2661 } 2662 2663 static bool trans_dcor_i(DisasContext *ctx, arg_rr_cf_d *a) 2664 { 2665 return do_dcor(ctx, a, true); 2666 } 2667 2668 static bool trans_ds(DisasContext *ctx, arg_rrr_cf *a) 2669 { 2670 TCGv_i64 dest, add1, add2, addc, zero, in1, in2; 2671 TCGv_i64 cout; 2672 2673 nullify_over(ctx); 2674 2675 in1 = load_gpr(ctx, a->r1); 2676 in2 = load_gpr(ctx, a->r2); 2677 2678 add1 = tcg_temp_new_i64(); 2679 add2 = tcg_temp_new_i64(); 2680 addc = tcg_temp_new_i64(); 2681 dest = tcg_temp_new_i64(); 2682 zero = tcg_constant_i64(0); 2683 2684 /* Form R1 << 1 | PSW[CB]{8}. */ 2685 tcg_gen_add_i64(add1, in1, in1); 2686 tcg_gen_add_i64(add1, add1, get_psw_carry(ctx, false)); 2687 2688 /* 2689 * Add or subtract R2, depending on PSW[V]. Proper computation of 2690 * carry requires that we subtract via + ~R2 + 1, as described in 2691 * the manual. By extracting and masking V, we can produce the 2692 * proper inputs to the addition without movcond. 2693 */ 2694 tcg_gen_sextract_i64(addc, cpu_psw_v, 31, 1); 2695 tcg_gen_xor_i64(add2, in2, addc); 2696 tcg_gen_andi_i64(addc, addc, 1); 2697 2698 tcg_gen_add2_i64(dest, cpu_psw_cb_msb, add1, zero, add2, zero); 2699 tcg_gen_add2_i64(dest, cpu_psw_cb_msb, dest, cpu_psw_cb_msb, addc, zero); 2700 2701 /* Write back the result register. */ 2702 save_gpr(ctx, a->t, dest); 2703 2704 /* Write back PSW[CB]. */ 2705 tcg_gen_xor_i64(cpu_psw_cb, add1, add2); 2706 tcg_gen_xor_i64(cpu_psw_cb, cpu_psw_cb, dest); 2707 2708 /* Write back PSW[V] for the division step. */ 2709 cout = get_psw_carry(ctx, false); 2710 tcg_gen_neg_i64(cpu_psw_v, cout); 2711 tcg_gen_xor_i64(cpu_psw_v, cpu_psw_v, in2); 2712 2713 /* Install the new nullification. */ 2714 if (a->cf) { 2715 TCGv_i64 sv = NULL; 2716 if (cond_need_sv(a->cf >> 1)) { 2717 /* ??? The lshift is supposed to contribute to overflow. */ 2718 sv = do_add_sv(ctx, dest, add1, add2); 2719 } 2720 ctx->null_cond = do_cond(ctx, a->cf, false, dest, cout, sv); 2721 } 2722 2723 return nullify_end(ctx); 2724 } 2725 2726 static bool trans_addi(DisasContext *ctx, arg_rri_cf *a) 2727 { 2728 return do_add_imm(ctx, a, false, false); 2729 } 2730 2731 static bool trans_addi_tsv(DisasContext *ctx, arg_rri_cf *a) 2732 { 2733 return do_add_imm(ctx, a, true, false); 2734 } 2735 2736 static bool trans_addi_tc(DisasContext *ctx, arg_rri_cf *a) 2737 { 2738 return do_add_imm(ctx, a, false, true); 2739 } 2740 2741 static bool trans_addi_tc_tsv(DisasContext *ctx, arg_rri_cf *a) 2742 { 2743 return do_add_imm(ctx, a, true, true); 2744 } 2745 2746 static bool trans_subi(DisasContext *ctx, arg_rri_cf *a) 2747 { 2748 return do_sub_imm(ctx, a, false); 2749 } 2750 2751 static bool trans_subi_tsv(DisasContext *ctx, arg_rri_cf *a) 2752 { 2753 return do_sub_imm(ctx, a, true); 2754 } 2755 2756 static bool trans_cmpiclr(DisasContext *ctx, arg_rri_cf_d *a) 2757 { 2758 TCGv_i64 tcg_im, tcg_r2; 2759 2760 if (a->cf) { 2761 nullify_over(ctx); 2762 } 2763 2764 tcg_im = tcg_constant_i64(a->i); 2765 tcg_r2 = load_gpr(ctx, a->r); 2766 do_cmpclr(ctx, a->t, tcg_im, tcg_r2, a->cf, a->d); 2767 2768 return nullify_end(ctx); 2769 } 2770 2771 static bool do_multimedia(DisasContext *ctx, arg_rrr *a, 2772 void (*fn)(TCGv_i64, TCGv_i64, TCGv_i64)) 2773 { 2774 TCGv_i64 r1, r2, dest; 2775 2776 if (!ctx->is_pa20) { 2777 return false; 2778 } 2779 2780 nullify_over(ctx); 2781 2782 r1 = load_gpr(ctx, a->r1); 2783 r2 = load_gpr(ctx, a->r2); 2784 dest = dest_gpr(ctx, a->t); 2785 2786 fn(dest, r1, r2); 2787 save_gpr(ctx, a->t, dest); 2788 2789 return nullify_end(ctx); 2790 } 2791 2792 static bool trans_hadd(DisasContext *ctx, arg_rrr *a) 2793 { 2794 return do_multimedia(ctx, a, tcg_gen_vec_add16_i64); 2795 } 2796 2797 static bool trans_hadd_ss(DisasContext *ctx, arg_rrr *a) 2798 { 2799 return do_multimedia(ctx, a, gen_helper_hadd_ss); 2800 } 2801 2802 static bool trans_hadd_us(DisasContext *ctx, arg_rrr *a) 2803 { 2804 return do_multimedia(ctx, a, gen_helper_hadd_us); 2805 } 2806 2807 static bool trans_havg(DisasContext *ctx, arg_rrr *a) 2808 { 2809 return do_multimedia(ctx, a, gen_helper_havg); 2810 } 2811 2812 static bool trans_hsub(DisasContext *ctx, arg_rrr *a) 2813 { 2814 return do_multimedia(ctx, a, tcg_gen_vec_sub16_i64); 2815 } 2816 2817 static bool trans_hsub_ss(DisasContext *ctx, arg_rrr *a) 2818 { 2819 return do_multimedia(ctx, a, gen_helper_hsub_ss); 2820 } 2821 2822 static bool trans_hsub_us(DisasContext *ctx, arg_rrr *a) 2823 { 2824 return do_multimedia(ctx, a, gen_helper_hsub_us); 2825 } 2826 2827 static bool trans_ld(DisasContext *ctx, arg_ldst *a) 2828 { 2829 if (!ctx->is_pa20 && a->size > MO_32) { 2830 return gen_illegal(ctx); 2831 } 2832 return do_load(ctx, a->t, a->b, a->x, a->scale ? a->size : 0, 2833 a->disp, a->sp, a->m, a->size | MO_TE); 2834 } 2835 2836 static bool trans_st(DisasContext *ctx, arg_ldst *a) 2837 { 2838 assert(a->x == 0 && a->scale == 0); 2839 if (!ctx->is_pa20 && a->size > MO_32) { 2840 return gen_illegal(ctx); 2841 } 2842 return do_store(ctx, a->t, a->b, a->disp, a->sp, a->m, a->size | MO_TE); 2843 } 2844 2845 static bool trans_ldc(DisasContext *ctx, arg_ldst *a) 2846 { 2847 MemOp mop = MO_TE | MO_ALIGN | a->size; 2848 TCGv_i64 zero, dest, ofs; 2849 TCGv_i64 addr; 2850 2851 if (!ctx->is_pa20 && a->size > MO_32) { 2852 return gen_illegal(ctx); 2853 } 2854 2855 nullify_over(ctx); 2856 2857 if (a->m) { 2858 /* Base register modification. Make sure if RT == RB, 2859 we see the result of the load. */ 2860 dest = tcg_temp_new_i64(); 2861 } else { 2862 dest = dest_gpr(ctx, a->t); 2863 } 2864 2865 form_gva(ctx, &addr, &ofs, a->b, a->x, a->scale ? a->size : 0, 2866 a->disp, a->sp, a->m, ctx->mmu_idx == MMU_PHYS_IDX); 2867 2868 /* 2869 * For hppa1.1, LDCW is undefined unless aligned mod 16. 2870 * However actual hardware succeeds with aligned mod 4. 2871 * Detect this case and log a GUEST_ERROR. 2872 * 2873 * TODO: HPPA64 relaxes the over-alignment requirement 2874 * with the ,co completer. 2875 */ 2876 gen_helper_ldc_check(addr); 2877 2878 zero = tcg_constant_i64(0); 2879 tcg_gen_atomic_xchg_i64(dest, addr, zero, ctx->mmu_idx, mop); 2880 2881 if (a->m) { 2882 save_gpr(ctx, a->b, ofs); 2883 } 2884 save_gpr(ctx, a->t, dest); 2885 2886 return nullify_end(ctx); 2887 } 2888 2889 static bool trans_stby(DisasContext *ctx, arg_stby *a) 2890 { 2891 TCGv_i64 ofs, val; 2892 TCGv_i64 addr; 2893 2894 nullify_over(ctx); 2895 2896 form_gva(ctx, &addr, &ofs, a->b, 0, 0, a->disp, a->sp, a->m, 2897 ctx->mmu_idx == MMU_PHYS_IDX); 2898 val = load_gpr(ctx, a->r); 2899 if (a->a) { 2900 if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 2901 gen_helper_stby_e_parallel(tcg_env, addr, val); 2902 } else { 2903 gen_helper_stby_e(tcg_env, addr, val); 2904 } 2905 } else { 2906 if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 2907 gen_helper_stby_b_parallel(tcg_env, addr, val); 2908 } else { 2909 gen_helper_stby_b(tcg_env, addr, val); 2910 } 2911 } 2912 if (a->m) { 2913 tcg_gen_andi_i64(ofs, ofs, ~3); 2914 save_gpr(ctx, a->b, ofs); 2915 } 2916 2917 return nullify_end(ctx); 2918 } 2919 2920 static bool trans_stdby(DisasContext *ctx, arg_stby *a) 2921 { 2922 TCGv_i64 ofs, val; 2923 TCGv_i64 addr; 2924 2925 if (!ctx->is_pa20) { 2926 return false; 2927 } 2928 nullify_over(ctx); 2929 2930 form_gva(ctx, &addr, &ofs, a->b, 0, 0, a->disp, a->sp, a->m, 2931 ctx->mmu_idx == MMU_PHYS_IDX); 2932 val = load_gpr(ctx, a->r); 2933 if (a->a) { 2934 if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 2935 gen_helper_stdby_e_parallel(tcg_env, addr, val); 2936 } else { 2937 gen_helper_stdby_e(tcg_env, addr, val); 2938 } 2939 } else { 2940 if (tb_cflags(ctx->base.tb) & CF_PARALLEL) { 2941 gen_helper_stdby_b_parallel(tcg_env, addr, val); 2942 } else { 2943 gen_helper_stdby_b(tcg_env, addr, val); 2944 } 2945 } 2946 if (a->m) { 2947 tcg_gen_andi_i64(ofs, ofs, ~7); 2948 save_gpr(ctx, a->b, ofs); 2949 } 2950 2951 return nullify_end(ctx); 2952 } 2953 2954 static bool trans_lda(DisasContext *ctx, arg_ldst *a) 2955 { 2956 int hold_mmu_idx = ctx->mmu_idx; 2957 2958 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2959 ctx->mmu_idx = MMU_PHYS_IDX; 2960 trans_ld(ctx, a); 2961 ctx->mmu_idx = hold_mmu_idx; 2962 return true; 2963 } 2964 2965 static bool trans_sta(DisasContext *ctx, arg_ldst *a) 2966 { 2967 int hold_mmu_idx = ctx->mmu_idx; 2968 2969 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 2970 ctx->mmu_idx = MMU_PHYS_IDX; 2971 trans_st(ctx, a); 2972 ctx->mmu_idx = hold_mmu_idx; 2973 return true; 2974 } 2975 2976 static bool trans_ldil(DisasContext *ctx, arg_ldil *a) 2977 { 2978 TCGv_i64 tcg_rt = dest_gpr(ctx, a->t); 2979 2980 tcg_gen_movi_i64(tcg_rt, a->i); 2981 save_gpr(ctx, a->t, tcg_rt); 2982 cond_free(&ctx->null_cond); 2983 return true; 2984 } 2985 2986 static bool trans_addil(DisasContext *ctx, arg_addil *a) 2987 { 2988 TCGv_i64 tcg_rt = load_gpr(ctx, a->r); 2989 TCGv_i64 tcg_r1 = dest_gpr(ctx, 1); 2990 2991 tcg_gen_addi_i64(tcg_r1, tcg_rt, a->i); 2992 save_gpr(ctx, 1, tcg_r1); 2993 cond_free(&ctx->null_cond); 2994 return true; 2995 } 2996 2997 static bool trans_ldo(DisasContext *ctx, arg_ldo *a) 2998 { 2999 TCGv_i64 tcg_rt = dest_gpr(ctx, a->t); 3000 3001 /* Special case rb == 0, for the LDI pseudo-op. 3002 The COPY pseudo-op is handled for free within tcg_gen_addi_i64. */ 3003 if (a->b == 0) { 3004 tcg_gen_movi_i64(tcg_rt, a->i); 3005 } else { 3006 tcg_gen_addi_i64(tcg_rt, cpu_gr[a->b], a->i); 3007 } 3008 save_gpr(ctx, a->t, tcg_rt); 3009 cond_free(&ctx->null_cond); 3010 return true; 3011 } 3012 3013 static bool do_cmpb(DisasContext *ctx, unsigned r, TCGv_i64 in1, 3014 unsigned c, unsigned f, bool d, unsigned n, int disp) 3015 { 3016 TCGv_i64 dest, in2, sv; 3017 DisasCond cond; 3018 3019 in2 = load_gpr(ctx, r); 3020 dest = tcg_temp_new_i64(); 3021 3022 tcg_gen_sub_i64(dest, in1, in2); 3023 3024 sv = NULL; 3025 if (cond_need_sv(c)) { 3026 sv = do_sub_sv(ctx, dest, in1, in2); 3027 } 3028 3029 cond = do_sub_cond(ctx, c * 2 + f, d, dest, in1, in2, sv); 3030 return do_cbranch(ctx, disp, n, &cond); 3031 } 3032 3033 static bool trans_cmpb(DisasContext *ctx, arg_cmpb *a) 3034 { 3035 if (!ctx->is_pa20 && a->d) { 3036 return false; 3037 } 3038 nullify_over(ctx); 3039 return do_cmpb(ctx, a->r2, load_gpr(ctx, a->r1), 3040 a->c, a->f, a->d, a->n, a->disp); 3041 } 3042 3043 static bool trans_cmpbi(DisasContext *ctx, arg_cmpbi *a) 3044 { 3045 if (!ctx->is_pa20 && a->d) { 3046 return false; 3047 } 3048 nullify_over(ctx); 3049 return do_cmpb(ctx, a->r, tcg_constant_i64(a->i), 3050 a->c, a->f, a->d, a->n, a->disp); 3051 } 3052 3053 static bool do_addb(DisasContext *ctx, unsigned r, TCGv_i64 in1, 3054 unsigned c, unsigned f, unsigned n, int disp) 3055 { 3056 TCGv_i64 dest, in2, sv, cb_cond; 3057 DisasCond cond; 3058 bool d = false; 3059 3060 /* 3061 * For hppa64, the ADDB conditions change with PSW.W, 3062 * dropping ZNV, SV, OD in favor of double-word EQ, LT, LE. 3063 */ 3064 if (ctx->tb_flags & PSW_W) { 3065 d = c >= 5; 3066 if (d) { 3067 c &= 3; 3068 } 3069 } 3070 3071 in2 = load_gpr(ctx, r); 3072 dest = tcg_temp_new_i64(); 3073 sv = NULL; 3074 cb_cond = NULL; 3075 3076 if (cond_need_cb(c)) { 3077 TCGv_i64 cb = tcg_temp_new_i64(); 3078 TCGv_i64 cb_msb = tcg_temp_new_i64(); 3079 3080 tcg_gen_movi_i64(cb_msb, 0); 3081 tcg_gen_add2_i64(dest, cb_msb, in1, cb_msb, in2, cb_msb); 3082 tcg_gen_xor_i64(cb, in1, in2); 3083 tcg_gen_xor_i64(cb, cb, dest); 3084 cb_cond = get_carry(ctx, d, cb, cb_msb); 3085 } else { 3086 tcg_gen_add_i64(dest, in1, in2); 3087 } 3088 if (cond_need_sv(c)) { 3089 sv = do_add_sv(ctx, dest, in1, in2); 3090 } 3091 3092 cond = do_cond(ctx, c * 2 + f, d, dest, cb_cond, sv); 3093 save_gpr(ctx, r, dest); 3094 return do_cbranch(ctx, disp, n, &cond); 3095 } 3096 3097 static bool trans_addb(DisasContext *ctx, arg_addb *a) 3098 { 3099 nullify_over(ctx); 3100 return do_addb(ctx, a->r2, load_gpr(ctx, a->r1), a->c, a->f, a->n, a->disp); 3101 } 3102 3103 static bool trans_addbi(DisasContext *ctx, arg_addbi *a) 3104 { 3105 nullify_over(ctx); 3106 return do_addb(ctx, a->r, tcg_constant_i64(a->i), a->c, a->f, a->n, a->disp); 3107 } 3108 3109 static bool trans_bb_sar(DisasContext *ctx, arg_bb_sar *a) 3110 { 3111 TCGv_i64 tmp, tcg_r; 3112 DisasCond cond; 3113 3114 nullify_over(ctx); 3115 3116 tmp = tcg_temp_new_i64(); 3117 tcg_r = load_gpr(ctx, a->r); 3118 if (cond_need_ext(ctx, a->d)) { 3119 /* Force shift into [32,63] */ 3120 tcg_gen_ori_i64(tmp, cpu_sar, 32); 3121 tcg_gen_shl_i64(tmp, tcg_r, tmp); 3122 } else { 3123 tcg_gen_shl_i64(tmp, tcg_r, cpu_sar); 3124 } 3125 3126 cond = cond_make_0_tmp(a->c ? TCG_COND_GE : TCG_COND_LT, tmp); 3127 return do_cbranch(ctx, a->disp, a->n, &cond); 3128 } 3129 3130 static bool trans_bb_imm(DisasContext *ctx, arg_bb_imm *a) 3131 { 3132 TCGv_i64 tmp, tcg_r; 3133 DisasCond cond; 3134 int p; 3135 3136 nullify_over(ctx); 3137 3138 tmp = tcg_temp_new_i64(); 3139 tcg_r = load_gpr(ctx, a->r); 3140 p = a->p | (cond_need_ext(ctx, a->d) ? 32 : 0); 3141 tcg_gen_shli_i64(tmp, tcg_r, p); 3142 3143 cond = cond_make_0(a->c ? TCG_COND_GE : TCG_COND_LT, tmp); 3144 return do_cbranch(ctx, a->disp, a->n, &cond); 3145 } 3146 3147 static bool trans_movb(DisasContext *ctx, arg_movb *a) 3148 { 3149 TCGv_i64 dest; 3150 DisasCond cond; 3151 3152 nullify_over(ctx); 3153 3154 dest = dest_gpr(ctx, a->r2); 3155 if (a->r1 == 0) { 3156 tcg_gen_movi_i64(dest, 0); 3157 } else { 3158 tcg_gen_mov_i64(dest, cpu_gr[a->r1]); 3159 } 3160 3161 /* All MOVB conditions are 32-bit. */ 3162 cond = do_sed_cond(ctx, a->c, false, dest); 3163 return do_cbranch(ctx, a->disp, a->n, &cond); 3164 } 3165 3166 static bool trans_movbi(DisasContext *ctx, arg_movbi *a) 3167 { 3168 TCGv_i64 dest; 3169 DisasCond cond; 3170 3171 nullify_over(ctx); 3172 3173 dest = dest_gpr(ctx, a->r); 3174 tcg_gen_movi_i64(dest, a->i); 3175 3176 /* All MOVBI conditions are 32-bit. */ 3177 cond = do_sed_cond(ctx, a->c, false, dest); 3178 return do_cbranch(ctx, a->disp, a->n, &cond); 3179 } 3180 3181 static bool trans_shrp_sar(DisasContext *ctx, arg_shrp_sar *a) 3182 { 3183 TCGv_i64 dest, src2; 3184 3185 if (!ctx->is_pa20 && a->d) { 3186 return false; 3187 } 3188 if (a->c) { 3189 nullify_over(ctx); 3190 } 3191 3192 dest = dest_gpr(ctx, a->t); 3193 src2 = load_gpr(ctx, a->r2); 3194 if (a->r1 == 0) { 3195 if (a->d) { 3196 tcg_gen_shr_i64(dest, src2, cpu_sar); 3197 } else { 3198 TCGv_i64 tmp = tcg_temp_new_i64(); 3199 3200 tcg_gen_ext32u_i64(dest, src2); 3201 tcg_gen_andi_i64(tmp, cpu_sar, 31); 3202 tcg_gen_shr_i64(dest, dest, tmp); 3203 } 3204 } else if (a->r1 == a->r2) { 3205 if (a->d) { 3206 tcg_gen_rotr_i64(dest, src2, cpu_sar); 3207 } else { 3208 TCGv_i32 t32 = tcg_temp_new_i32(); 3209 TCGv_i32 s32 = tcg_temp_new_i32(); 3210 3211 tcg_gen_extrl_i64_i32(t32, src2); 3212 tcg_gen_extrl_i64_i32(s32, cpu_sar); 3213 tcg_gen_andi_i32(s32, s32, 31); 3214 tcg_gen_rotr_i32(t32, t32, s32); 3215 tcg_gen_extu_i32_i64(dest, t32); 3216 } 3217 } else { 3218 TCGv_i64 src1 = load_gpr(ctx, a->r1); 3219 3220 if (a->d) { 3221 TCGv_i64 t = tcg_temp_new_i64(); 3222 TCGv_i64 n = tcg_temp_new_i64(); 3223 3224 tcg_gen_xori_i64(n, cpu_sar, 63); 3225 tcg_gen_shl_i64(t, src2, n); 3226 tcg_gen_shli_i64(t, t, 1); 3227 tcg_gen_shr_i64(dest, src1, cpu_sar); 3228 tcg_gen_or_i64(dest, dest, t); 3229 } else { 3230 TCGv_i64 t = tcg_temp_new_i64(); 3231 TCGv_i64 s = tcg_temp_new_i64(); 3232 3233 tcg_gen_concat32_i64(t, src2, src1); 3234 tcg_gen_andi_i64(s, cpu_sar, 31); 3235 tcg_gen_shr_i64(dest, t, s); 3236 } 3237 } 3238 save_gpr(ctx, a->t, dest); 3239 3240 /* Install the new nullification. */ 3241 cond_free(&ctx->null_cond); 3242 if (a->c) { 3243 ctx->null_cond = do_sed_cond(ctx, a->c, false, dest); 3244 } 3245 return nullify_end(ctx); 3246 } 3247 3248 static bool trans_shrp_imm(DisasContext *ctx, arg_shrp_imm *a) 3249 { 3250 unsigned width, sa; 3251 TCGv_i64 dest, t2; 3252 3253 if (!ctx->is_pa20 && a->d) { 3254 return false; 3255 } 3256 if (a->c) { 3257 nullify_over(ctx); 3258 } 3259 3260 width = a->d ? 64 : 32; 3261 sa = width - 1 - a->cpos; 3262 3263 dest = dest_gpr(ctx, a->t); 3264 t2 = load_gpr(ctx, a->r2); 3265 if (a->r1 == 0) { 3266 tcg_gen_extract_i64(dest, t2, sa, width - sa); 3267 } else if (width == TARGET_LONG_BITS) { 3268 tcg_gen_extract2_i64(dest, t2, cpu_gr[a->r1], sa); 3269 } else { 3270 assert(!a->d); 3271 if (a->r1 == a->r2) { 3272 TCGv_i32 t32 = tcg_temp_new_i32(); 3273 tcg_gen_extrl_i64_i32(t32, t2); 3274 tcg_gen_rotri_i32(t32, t32, sa); 3275 tcg_gen_extu_i32_i64(dest, t32); 3276 } else { 3277 tcg_gen_concat32_i64(dest, t2, cpu_gr[a->r1]); 3278 tcg_gen_extract_i64(dest, dest, sa, 32); 3279 } 3280 } 3281 save_gpr(ctx, a->t, dest); 3282 3283 /* Install the new nullification. */ 3284 cond_free(&ctx->null_cond); 3285 if (a->c) { 3286 ctx->null_cond = do_sed_cond(ctx, a->c, false, dest); 3287 } 3288 return nullify_end(ctx); 3289 } 3290 3291 static bool trans_extr_sar(DisasContext *ctx, arg_extr_sar *a) 3292 { 3293 unsigned widthm1 = a->d ? 63 : 31; 3294 TCGv_i64 dest, src, tmp; 3295 3296 if (!ctx->is_pa20 && a->d) { 3297 return false; 3298 } 3299 if (a->c) { 3300 nullify_over(ctx); 3301 } 3302 3303 dest = dest_gpr(ctx, a->t); 3304 src = load_gpr(ctx, a->r); 3305 tmp = tcg_temp_new_i64(); 3306 3307 /* Recall that SAR is using big-endian bit numbering. */ 3308 tcg_gen_andi_i64(tmp, cpu_sar, widthm1); 3309 tcg_gen_xori_i64(tmp, tmp, widthm1); 3310 3311 if (a->se) { 3312 if (!a->d) { 3313 tcg_gen_ext32s_i64(dest, src); 3314 src = dest; 3315 } 3316 tcg_gen_sar_i64(dest, src, tmp); 3317 tcg_gen_sextract_i64(dest, dest, 0, a->len); 3318 } else { 3319 if (!a->d) { 3320 tcg_gen_ext32u_i64(dest, src); 3321 src = dest; 3322 } 3323 tcg_gen_shr_i64(dest, src, tmp); 3324 tcg_gen_extract_i64(dest, dest, 0, a->len); 3325 } 3326 save_gpr(ctx, a->t, dest); 3327 3328 /* Install the new nullification. */ 3329 cond_free(&ctx->null_cond); 3330 if (a->c) { 3331 ctx->null_cond = do_sed_cond(ctx, a->c, a->d, dest); 3332 } 3333 return nullify_end(ctx); 3334 } 3335 3336 static bool trans_extr_imm(DisasContext *ctx, arg_extr_imm *a) 3337 { 3338 unsigned len, cpos, width; 3339 TCGv_i64 dest, src; 3340 3341 if (!ctx->is_pa20 && a->d) { 3342 return false; 3343 } 3344 if (a->c) { 3345 nullify_over(ctx); 3346 } 3347 3348 len = a->len; 3349 width = a->d ? 64 : 32; 3350 cpos = width - 1 - a->pos; 3351 if (cpos + len > width) { 3352 len = width - cpos; 3353 } 3354 3355 dest = dest_gpr(ctx, a->t); 3356 src = load_gpr(ctx, a->r); 3357 if (a->se) { 3358 tcg_gen_sextract_i64(dest, src, cpos, len); 3359 } else { 3360 tcg_gen_extract_i64(dest, src, cpos, len); 3361 } 3362 save_gpr(ctx, a->t, dest); 3363 3364 /* Install the new nullification. */ 3365 cond_free(&ctx->null_cond); 3366 if (a->c) { 3367 ctx->null_cond = do_sed_cond(ctx, a->c, a->d, dest); 3368 } 3369 return nullify_end(ctx); 3370 } 3371 3372 static bool trans_depi_imm(DisasContext *ctx, arg_depi_imm *a) 3373 { 3374 unsigned len, width; 3375 uint64_t mask0, mask1; 3376 TCGv_i64 dest; 3377 3378 if (!ctx->is_pa20 && a->d) { 3379 return false; 3380 } 3381 if (a->c) { 3382 nullify_over(ctx); 3383 } 3384 3385 len = a->len; 3386 width = a->d ? 64 : 32; 3387 if (a->cpos + len > width) { 3388 len = width - a->cpos; 3389 } 3390 3391 dest = dest_gpr(ctx, a->t); 3392 mask0 = deposit64(0, a->cpos, len, a->i); 3393 mask1 = deposit64(-1, a->cpos, len, a->i); 3394 3395 if (a->nz) { 3396 TCGv_i64 src = load_gpr(ctx, a->t); 3397 tcg_gen_andi_i64(dest, src, mask1); 3398 tcg_gen_ori_i64(dest, dest, mask0); 3399 } else { 3400 tcg_gen_movi_i64(dest, mask0); 3401 } 3402 save_gpr(ctx, a->t, dest); 3403 3404 /* Install the new nullification. */ 3405 cond_free(&ctx->null_cond); 3406 if (a->c) { 3407 ctx->null_cond = do_sed_cond(ctx, a->c, a->d, dest); 3408 } 3409 return nullify_end(ctx); 3410 } 3411 3412 static bool trans_dep_imm(DisasContext *ctx, arg_dep_imm *a) 3413 { 3414 unsigned rs = a->nz ? a->t : 0; 3415 unsigned len, width; 3416 TCGv_i64 dest, val; 3417 3418 if (!ctx->is_pa20 && a->d) { 3419 return false; 3420 } 3421 if (a->c) { 3422 nullify_over(ctx); 3423 } 3424 3425 len = a->len; 3426 width = a->d ? 64 : 32; 3427 if (a->cpos + len > width) { 3428 len = width - a->cpos; 3429 } 3430 3431 dest = dest_gpr(ctx, a->t); 3432 val = load_gpr(ctx, a->r); 3433 if (rs == 0) { 3434 tcg_gen_deposit_z_i64(dest, val, a->cpos, len); 3435 } else { 3436 tcg_gen_deposit_i64(dest, cpu_gr[rs], val, a->cpos, len); 3437 } 3438 save_gpr(ctx, a->t, dest); 3439 3440 /* Install the new nullification. */ 3441 cond_free(&ctx->null_cond); 3442 if (a->c) { 3443 ctx->null_cond = do_sed_cond(ctx, a->c, a->d, dest); 3444 } 3445 return nullify_end(ctx); 3446 } 3447 3448 static bool do_dep_sar(DisasContext *ctx, unsigned rt, unsigned c, 3449 bool d, bool nz, unsigned len, TCGv_i64 val) 3450 { 3451 unsigned rs = nz ? rt : 0; 3452 unsigned widthm1 = d ? 63 : 31; 3453 TCGv_i64 mask, tmp, shift, dest; 3454 uint64_t msb = 1ULL << (len - 1); 3455 3456 dest = dest_gpr(ctx, rt); 3457 shift = tcg_temp_new_i64(); 3458 tmp = tcg_temp_new_i64(); 3459 3460 /* Convert big-endian bit numbering in SAR to left-shift. */ 3461 tcg_gen_andi_i64(shift, cpu_sar, widthm1); 3462 tcg_gen_xori_i64(shift, shift, widthm1); 3463 3464 mask = tcg_temp_new_i64(); 3465 tcg_gen_movi_i64(mask, msb + (msb - 1)); 3466 tcg_gen_and_i64(tmp, val, mask); 3467 if (rs) { 3468 tcg_gen_shl_i64(mask, mask, shift); 3469 tcg_gen_shl_i64(tmp, tmp, shift); 3470 tcg_gen_andc_i64(dest, cpu_gr[rs], mask); 3471 tcg_gen_or_i64(dest, dest, tmp); 3472 } else { 3473 tcg_gen_shl_i64(dest, tmp, shift); 3474 } 3475 save_gpr(ctx, rt, dest); 3476 3477 /* Install the new nullification. */ 3478 cond_free(&ctx->null_cond); 3479 if (c) { 3480 ctx->null_cond = do_sed_cond(ctx, c, d, dest); 3481 } 3482 return nullify_end(ctx); 3483 } 3484 3485 static bool trans_dep_sar(DisasContext *ctx, arg_dep_sar *a) 3486 { 3487 if (!ctx->is_pa20 && a->d) { 3488 return false; 3489 } 3490 if (a->c) { 3491 nullify_over(ctx); 3492 } 3493 return do_dep_sar(ctx, a->t, a->c, a->d, a->nz, a->len, 3494 load_gpr(ctx, a->r)); 3495 } 3496 3497 static bool trans_depi_sar(DisasContext *ctx, arg_depi_sar *a) 3498 { 3499 if (!ctx->is_pa20 && a->d) { 3500 return false; 3501 } 3502 if (a->c) { 3503 nullify_over(ctx); 3504 } 3505 return do_dep_sar(ctx, a->t, a->c, a->d, a->nz, a->len, 3506 tcg_constant_i64(a->i)); 3507 } 3508 3509 static bool trans_be(DisasContext *ctx, arg_be *a) 3510 { 3511 TCGv_i64 tmp; 3512 3513 #ifdef CONFIG_USER_ONLY 3514 /* ??? It seems like there should be a good way of using 3515 "be disp(sr2, r0)", the canonical gateway entry mechanism 3516 to our advantage. But that appears to be inconvenient to 3517 manage along side branch delay slots. Therefore we handle 3518 entry into the gateway page via absolute address. */ 3519 /* Since we don't implement spaces, just branch. Do notice the special 3520 case of "be disp(*,r0)" using a direct branch to disp, so that we can 3521 goto_tb to the TB containing the syscall. */ 3522 if (a->b == 0) { 3523 return do_dbranch(ctx, a->disp, a->l, a->n); 3524 } 3525 #else 3526 nullify_over(ctx); 3527 #endif 3528 3529 tmp = tcg_temp_new_i64(); 3530 tcg_gen_addi_i64(tmp, load_gpr(ctx, a->b), a->disp); 3531 tmp = do_ibranch_priv(ctx, tmp); 3532 3533 #ifdef CONFIG_USER_ONLY 3534 return do_ibranch(ctx, tmp, a->l, a->n); 3535 #else 3536 TCGv_i64 new_spc = tcg_temp_new_i64(); 3537 3538 load_spr(ctx, new_spc, a->sp); 3539 if (a->l) { 3540 copy_iaoq_entry(ctx, cpu_gr[31], ctx->iaoq_n, ctx->iaoq_n_var); 3541 tcg_gen_mov_i64(cpu_sr[0], cpu_iasq_f); 3542 } 3543 if (a->n && use_nullify_skip(ctx)) { 3544 copy_iaoq_entry(ctx, cpu_iaoq_f, -1, tmp); 3545 tcg_gen_addi_i64(tmp, tmp, 4); 3546 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp); 3547 tcg_gen_mov_i64(cpu_iasq_f, new_spc); 3548 tcg_gen_mov_i64(cpu_iasq_b, cpu_iasq_f); 3549 } else { 3550 copy_iaoq_entry(ctx, cpu_iaoq_f, ctx->iaoq_b, cpu_iaoq_b); 3551 if (ctx->iaoq_b == -1) { 3552 tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b); 3553 } 3554 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, tmp); 3555 tcg_gen_mov_i64(cpu_iasq_b, new_spc); 3556 nullify_set(ctx, a->n); 3557 } 3558 tcg_gen_lookup_and_goto_ptr(); 3559 ctx->base.is_jmp = DISAS_NORETURN; 3560 return nullify_end(ctx); 3561 #endif 3562 } 3563 3564 static bool trans_bl(DisasContext *ctx, arg_bl *a) 3565 { 3566 return do_dbranch(ctx, iaoq_dest(ctx, a->disp), a->l, a->n); 3567 } 3568 3569 static bool trans_b_gate(DisasContext *ctx, arg_b_gate *a) 3570 { 3571 uint64_t dest = iaoq_dest(ctx, a->disp); 3572 3573 nullify_over(ctx); 3574 3575 /* Make sure the caller hasn't done something weird with the queue. 3576 * ??? This is not quite the same as the PSW[B] bit, which would be 3577 * expensive to track. Real hardware will trap for 3578 * b gateway 3579 * b gateway+4 (in delay slot of first branch) 3580 * However, checking for a non-sequential instruction queue *will* 3581 * diagnose the security hole 3582 * b gateway 3583 * b evil 3584 * in which instructions at evil would run with increased privs. 3585 */ 3586 if (ctx->iaoq_b == -1 || ctx->iaoq_b != ctx->iaoq_f + 4) { 3587 return gen_illegal(ctx); 3588 } 3589 3590 #ifndef CONFIG_USER_ONLY 3591 if (ctx->tb_flags & PSW_C) { 3592 CPUHPPAState *env = cpu_env(ctx->cs); 3593 int type = hppa_artype_for_page(env, ctx->base.pc_next); 3594 /* If we could not find a TLB entry, then we need to generate an 3595 ITLB miss exception so the kernel will provide it. 3596 The resulting TLB fill operation will invalidate this TB and 3597 we will re-translate, at which point we *will* be able to find 3598 the TLB entry and determine if this is in fact a gateway page. */ 3599 if (type < 0) { 3600 gen_excp(ctx, EXCP_ITLB_MISS); 3601 return true; 3602 } 3603 /* No change for non-gateway pages or for priv decrease. */ 3604 if (type >= 4 && type - 4 < ctx->privilege) { 3605 dest = deposit32(dest, 0, 2, type - 4); 3606 } 3607 } else { 3608 dest &= -4; /* priv = 0 */ 3609 } 3610 #endif 3611 3612 if (a->l) { 3613 TCGv_i64 tmp = dest_gpr(ctx, a->l); 3614 if (ctx->privilege < 3) { 3615 tcg_gen_andi_i64(tmp, tmp, -4); 3616 } 3617 tcg_gen_ori_i64(tmp, tmp, ctx->privilege); 3618 save_gpr(ctx, a->l, tmp); 3619 } 3620 3621 return do_dbranch(ctx, dest, 0, a->n); 3622 } 3623 3624 static bool trans_blr(DisasContext *ctx, arg_blr *a) 3625 { 3626 if (a->x) { 3627 TCGv_i64 tmp = tcg_temp_new_i64(); 3628 tcg_gen_shli_i64(tmp, load_gpr(ctx, a->x), 3); 3629 tcg_gen_addi_i64(tmp, tmp, ctx->iaoq_f + 8); 3630 /* The computation here never changes privilege level. */ 3631 return do_ibranch(ctx, tmp, a->l, a->n); 3632 } else { 3633 /* BLR R0,RX is a good way to load PC+8 into RX. */ 3634 return do_dbranch(ctx, ctx->iaoq_f + 8, a->l, a->n); 3635 } 3636 } 3637 3638 static bool trans_bv(DisasContext *ctx, arg_bv *a) 3639 { 3640 TCGv_i64 dest; 3641 3642 if (a->x == 0) { 3643 dest = load_gpr(ctx, a->b); 3644 } else { 3645 dest = tcg_temp_new_i64(); 3646 tcg_gen_shli_i64(dest, load_gpr(ctx, a->x), 3); 3647 tcg_gen_add_i64(dest, dest, load_gpr(ctx, a->b)); 3648 } 3649 dest = do_ibranch_priv(ctx, dest); 3650 return do_ibranch(ctx, dest, 0, a->n); 3651 } 3652 3653 static bool trans_bve(DisasContext *ctx, arg_bve *a) 3654 { 3655 TCGv_i64 dest; 3656 3657 #ifdef CONFIG_USER_ONLY 3658 dest = do_ibranch_priv(ctx, load_gpr(ctx, a->b)); 3659 return do_ibranch(ctx, dest, a->l, a->n); 3660 #else 3661 nullify_over(ctx); 3662 dest = do_ibranch_priv(ctx, load_gpr(ctx, a->b)); 3663 3664 copy_iaoq_entry(ctx, cpu_iaoq_f, ctx->iaoq_b, cpu_iaoq_b); 3665 if (ctx->iaoq_b == -1) { 3666 tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b); 3667 } 3668 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, dest); 3669 tcg_gen_mov_i64(cpu_iasq_b, space_select(ctx, 0, dest)); 3670 if (a->l) { 3671 copy_iaoq_entry(ctx, cpu_gr[a->l], ctx->iaoq_n, ctx->iaoq_n_var); 3672 } 3673 nullify_set(ctx, a->n); 3674 tcg_gen_lookup_and_goto_ptr(); 3675 ctx->base.is_jmp = DISAS_NORETURN; 3676 return nullify_end(ctx); 3677 #endif 3678 } 3679 3680 static bool trans_nopbts(DisasContext *ctx, arg_nopbts *a) 3681 { 3682 /* All branch target stack instructions implement as nop. */ 3683 return ctx->is_pa20; 3684 } 3685 3686 /* 3687 * Float class 0 3688 */ 3689 3690 static void gen_fcpy_f(TCGv_i32 dst, TCGv_env unused, TCGv_i32 src) 3691 { 3692 tcg_gen_mov_i32(dst, src); 3693 } 3694 3695 static bool trans_fid_f(DisasContext *ctx, arg_fid_f *a) 3696 { 3697 uint64_t ret; 3698 3699 if (ctx->is_pa20) { 3700 ret = 0x13080000000000ULL; /* PA8700 (PCX-W2) */ 3701 } else { 3702 ret = 0x0f080000000000ULL; /* PA7300LC (PCX-L2) */ 3703 } 3704 3705 nullify_over(ctx); 3706 save_frd(0, tcg_constant_i64(ret)); 3707 return nullify_end(ctx); 3708 } 3709 3710 static bool trans_fcpy_f(DisasContext *ctx, arg_fclass01 *a) 3711 { 3712 return do_fop_wew(ctx, a->t, a->r, gen_fcpy_f); 3713 } 3714 3715 static void gen_fcpy_d(TCGv_i64 dst, TCGv_env unused, TCGv_i64 src) 3716 { 3717 tcg_gen_mov_i64(dst, src); 3718 } 3719 3720 static bool trans_fcpy_d(DisasContext *ctx, arg_fclass01 *a) 3721 { 3722 return do_fop_ded(ctx, a->t, a->r, gen_fcpy_d); 3723 } 3724 3725 static void gen_fabs_f(TCGv_i32 dst, TCGv_env unused, TCGv_i32 src) 3726 { 3727 tcg_gen_andi_i32(dst, src, INT32_MAX); 3728 } 3729 3730 static bool trans_fabs_f(DisasContext *ctx, arg_fclass01 *a) 3731 { 3732 return do_fop_wew(ctx, a->t, a->r, gen_fabs_f); 3733 } 3734 3735 static void gen_fabs_d(TCGv_i64 dst, TCGv_env unused, TCGv_i64 src) 3736 { 3737 tcg_gen_andi_i64(dst, src, INT64_MAX); 3738 } 3739 3740 static bool trans_fabs_d(DisasContext *ctx, arg_fclass01 *a) 3741 { 3742 return do_fop_ded(ctx, a->t, a->r, gen_fabs_d); 3743 } 3744 3745 static bool trans_fsqrt_f(DisasContext *ctx, arg_fclass01 *a) 3746 { 3747 return do_fop_wew(ctx, a->t, a->r, gen_helper_fsqrt_s); 3748 } 3749 3750 static bool trans_fsqrt_d(DisasContext *ctx, arg_fclass01 *a) 3751 { 3752 return do_fop_ded(ctx, a->t, a->r, gen_helper_fsqrt_d); 3753 } 3754 3755 static bool trans_frnd_f(DisasContext *ctx, arg_fclass01 *a) 3756 { 3757 return do_fop_wew(ctx, a->t, a->r, gen_helper_frnd_s); 3758 } 3759 3760 static bool trans_frnd_d(DisasContext *ctx, arg_fclass01 *a) 3761 { 3762 return do_fop_ded(ctx, a->t, a->r, gen_helper_frnd_d); 3763 } 3764 3765 static void gen_fneg_f(TCGv_i32 dst, TCGv_env unused, TCGv_i32 src) 3766 { 3767 tcg_gen_xori_i32(dst, src, INT32_MIN); 3768 } 3769 3770 static bool trans_fneg_f(DisasContext *ctx, arg_fclass01 *a) 3771 { 3772 return do_fop_wew(ctx, a->t, a->r, gen_fneg_f); 3773 } 3774 3775 static void gen_fneg_d(TCGv_i64 dst, TCGv_env unused, TCGv_i64 src) 3776 { 3777 tcg_gen_xori_i64(dst, src, INT64_MIN); 3778 } 3779 3780 static bool trans_fneg_d(DisasContext *ctx, arg_fclass01 *a) 3781 { 3782 return do_fop_ded(ctx, a->t, a->r, gen_fneg_d); 3783 } 3784 3785 static void gen_fnegabs_f(TCGv_i32 dst, TCGv_env unused, TCGv_i32 src) 3786 { 3787 tcg_gen_ori_i32(dst, src, INT32_MIN); 3788 } 3789 3790 static bool trans_fnegabs_f(DisasContext *ctx, arg_fclass01 *a) 3791 { 3792 return do_fop_wew(ctx, a->t, a->r, gen_fnegabs_f); 3793 } 3794 3795 static void gen_fnegabs_d(TCGv_i64 dst, TCGv_env unused, TCGv_i64 src) 3796 { 3797 tcg_gen_ori_i64(dst, src, INT64_MIN); 3798 } 3799 3800 static bool trans_fnegabs_d(DisasContext *ctx, arg_fclass01 *a) 3801 { 3802 return do_fop_ded(ctx, a->t, a->r, gen_fnegabs_d); 3803 } 3804 3805 /* 3806 * Float class 1 3807 */ 3808 3809 static bool trans_fcnv_d_f(DisasContext *ctx, arg_fclass01 *a) 3810 { 3811 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_d_s); 3812 } 3813 3814 static bool trans_fcnv_f_d(DisasContext *ctx, arg_fclass01 *a) 3815 { 3816 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_s_d); 3817 } 3818 3819 static bool trans_fcnv_w_f(DisasContext *ctx, arg_fclass01 *a) 3820 { 3821 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_w_s); 3822 } 3823 3824 static bool trans_fcnv_q_f(DisasContext *ctx, arg_fclass01 *a) 3825 { 3826 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_dw_s); 3827 } 3828 3829 static bool trans_fcnv_w_d(DisasContext *ctx, arg_fclass01 *a) 3830 { 3831 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_w_d); 3832 } 3833 3834 static bool trans_fcnv_q_d(DisasContext *ctx, arg_fclass01 *a) 3835 { 3836 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_dw_d); 3837 } 3838 3839 static bool trans_fcnv_f_w(DisasContext *ctx, arg_fclass01 *a) 3840 { 3841 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_s_w); 3842 } 3843 3844 static bool trans_fcnv_d_w(DisasContext *ctx, arg_fclass01 *a) 3845 { 3846 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_d_w); 3847 } 3848 3849 static bool trans_fcnv_f_q(DisasContext *ctx, arg_fclass01 *a) 3850 { 3851 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_s_dw); 3852 } 3853 3854 static bool trans_fcnv_d_q(DisasContext *ctx, arg_fclass01 *a) 3855 { 3856 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_d_dw); 3857 } 3858 3859 static bool trans_fcnv_t_f_w(DisasContext *ctx, arg_fclass01 *a) 3860 { 3861 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_t_s_w); 3862 } 3863 3864 static bool trans_fcnv_t_d_w(DisasContext *ctx, arg_fclass01 *a) 3865 { 3866 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_t_d_w); 3867 } 3868 3869 static bool trans_fcnv_t_f_q(DisasContext *ctx, arg_fclass01 *a) 3870 { 3871 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_t_s_dw); 3872 } 3873 3874 static bool trans_fcnv_t_d_q(DisasContext *ctx, arg_fclass01 *a) 3875 { 3876 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_t_d_dw); 3877 } 3878 3879 static bool trans_fcnv_uw_f(DisasContext *ctx, arg_fclass01 *a) 3880 { 3881 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_uw_s); 3882 } 3883 3884 static bool trans_fcnv_uq_f(DisasContext *ctx, arg_fclass01 *a) 3885 { 3886 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_udw_s); 3887 } 3888 3889 static bool trans_fcnv_uw_d(DisasContext *ctx, arg_fclass01 *a) 3890 { 3891 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_uw_d); 3892 } 3893 3894 static bool trans_fcnv_uq_d(DisasContext *ctx, arg_fclass01 *a) 3895 { 3896 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_udw_d); 3897 } 3898 3899 static bool trans_fcnv_f_uw(DisasContext *ctx, arg_fclass01 *a) 3900 { 3901 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_s_uw); 3902 } 3903 3904 static bool trans_fcnv_d_uw(DisasContext *ctx, arg_fclass01 *a) 3905 { 3906 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_d_uw); 3907 } 3908 3909 static bool trans_fcnv_f_uq(DisasContext *ctx, arg_fclass01 *a) 3910 { 3911 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_s_udw); 3912 } 3913 3914 static bool trans_fcnv_d_uq(DisasContext *ctx, arg_fclass01 *a) 3915 { 3916 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_d_udw); 3917 } 3918 3919 static bool trans_fcnv_t_f_uw(DisasContext *ctx, arg_fclass01 *a) 3920 { 3921 return do_fop_wew(ctx, a->t, a->r, gen_helper_fcnv_t_s_uw); 3922 } 3923 3924 static bool trans_fcnv_t_d_uw(DisasContext *ctx, arg_fclass01 *a) 3925 { 3926 return do_fop_wed(ctx, a->t, a->r, gen_helper_fcnv_t_d_uw); 3927 } 3928 3929 static bool trans_fcnv_t_f_uq(DisasContext *ctx, arg_fclass01 *a) 3930 { 3931 return do_fop_dew(ctx, a->t, a->r, gen_helper_fcnv_t_s_udw); 3932 } 3933 3934 static bool trans_fcnv_t_d_uq(DisasContext *ctx, arg_fclass01 *a) 3935 { 3936 return do_fop_ded(ctx, a->t, a->r, gen_helper_fcnv_t_d_udw); 3937 } 3938 3939 /* 3940 * Float class 2 3941 */ 3942 3943 static bool trans_fcmp_f(DisasContext *ctx, arg_fclass2 *a) 3944 { 3945 TCGv_i32 ta, tb, tc, ty; 3946 3947 nullify_over(ctx); 3948 3949 ta = load_frw0_i32(a->r1); 3950 tb = load_frw0_i32(a->r2); 3951 ty = tcg_constant_i32(a->y); 3952 tc = tcg_constant_i32(a->c); 3953 3954 gen_helper_fcmp_s(tcg_env, ta, tb, ty, tc); 3955 3956 return nullify_end(ctx); 3957 } 3958 3959 static bool trans_fcmp_d(DisasContext *ctx, arg_fclass2 *a) 3960 { 3961 TCGv_i64 ta, tb; 3962 TCGv_i32 tc, ty; 3963 3964 nullify_over(ctx); 3965 3966 ta = load_frd0(a->r1); 3967 tb = load_frd0(a->r2); 3968 ty = tcg_constant_i32(a->y); 3969 tc = tcg_constant_i32(a->c); 3970 3971 gen_helper_fcmp_d(tcg_env, ta, tb, ty, tc); 3972 3973 return nullify_end(ctx); 3974 } 3975 3976 static bool trans_ftest(DisasContext *ctx, arg_ftest *a) 3977 { 3978 TCGv_i64 t; 3979 3980 nullify_over(ctx); 3981 3982 t = tcg_temp_new_i64(); 3983 tcg_gen_ld32u_i64(t, tcg_env, offsetof(CPUHPPAState, fr0_shadow)); 3984 3985 if (a->y == 1) { 3986 int mask; 3987 bool inv = false; 3988 3989 switch (a->c) { 3990 case 0: /* simple */ 3991 tcg_gen_andi_i64(t, t, 0x4000000); 3992 ctx->null_cond = cond_make_0(TCG_COND_NE, t); 3993 goto done; 3994 case 2: /* rej */ 3995 inv = true; 3996 /* fallthru */ 3997 case 1: /* acc */ 3998 mask = 0x43ff800; 3999 break; 4000 case 6: /* rej8 */ 4001 inv = true; 4002 /* fallthru */ 4003 case 5: /* acc8 */ 4004 mask = 0x43f8000; 4005 break; 4006 case 9: /* acc6 */ 4007 mask = 0x43e0000; 4008 break; 4009 case 13: /* acc4 */ 4010 mask = 0x4380000; 4011 break; 4012 case 17: /* acc2 */ 4013 mask = 0x4200000; 4014 break; 4015 default: 4016 gen_illegal(ctx); 4017 return true; 4018 } 4019 if (inv) { 4020 TCGv_i64 c = tcg_constant_i64(mask); 4021 tcg_gen_or_i64(t, t, c); 4022 ctx->null_cond = cond_make(TCG_COND_EQ, t, c); 4023 } else { 4024 tcg_gen_andi_i64(t, t, mask); 4025 ctx->null_cond = cond_make_0(TCG_COND_EQ, t); 4026 } 4027 } else { 4028 unsigned cbit = (a->y ^ 1) - 1; 4029 4030 tcg_gen_extract_i64(t, t, 21 - cbit, 1); 4031 ctx->null_cond = cond_make_0(TCG_COND_NE, t); 4032 } 4033 4034 done: 4035 return nullify_end(ctx); 4036 } 4037 4038 /* 4039 * Float class 2 4040 */ 4041 4042 static bool trans_fadd_f(DisasContext *ctx, arg_fclass3 *a) 4043 { 4044 return do_fop_weww(ctx, a->t, a->r1, a->r2, gen_helper_fadd_s); 4045 } 4046 4047 static bool trans_fadd_d(DisasContext *ctx, arg_fclass3 *a) 4048 { 4049 return do_fop_dedd(ctx, a->t, a->r1, a->r2, gen_helper_fadd_d); 4050 } 4051 4052 static bool trans_fsub_f(DisasContext *ctx, arg_fclass3 *a) 4053 { 4054 return do_fop_weww(ctx, a->t, a->r1, a->r2, gen_helper_fsub_s); 4055 } 4056 4057 static bool trans_fsub_d(DisasContext *ctx, arg_fclass3 *a) 4058 { 4059 return do_fop_dedd(ctx, a->t, a->r1, a->r2, gen_helper_fsub_d); 4060 } 4061 4062 static bool trans_fmpy_f(DisasContext *ctx, arg_fclass3 *a) 4063 { 4064 return do_fop_weww(ctx, a->t, a->r1, a->r2, gen_helper_fmpy_s); 4065 } 4066 4067 static bool trans_fmpy_d(DisasContext *ctx, arg_fclass3 *a) 4068 { 4069 return do_fop_dedd(ctx, a->t, a->r1, a->r2, gen_helper_fmpy_d); 4070 } 4071 4072 static bool trans_fdiv_f(DisasContext *ctx, arg_fclass3 *a) 4073 { 4074 return do_fop_weww(ctx, a->t, a->r1, a->r2, gen_helper_fdiv_s); 4075 } 4076 4077 static bool trans_fdiv_d(DisasContext *ctx, arg_fclass3 *a) 4078 { 4079 return do_fop_dedd(ctx, a->t, a->r1, a->r2, gen_helper_fdiv_d); 4080 } 4081 4082 static bool trans_xmpyu(DisasContext *ctx, arg_xmpyu *a) 4083 { 4084 TCGv_i64 x, y; 4085 4086 nullify_over(ctx); 4087 4088 x = load_frw0_i64(a->r1); 4089 y = load_frw0_i64(a->r2); 4090 tcg_gen_mul_i64(x, x, y); 4091 save_frd(a->t, x); 4092 4093 return nullify_end(ctx); 4094 } 4095 4096 /* Convert the fmpyadd single-precision register encodings to standard. */ 4097 static inline int fmpyadd_s_reg(unsigned r) 4098 { 4099 return (r & 16) * 2 + 16 + (r & 15); 4100 } 4101 4102 static bool do_fmpyadd_s(DisasContext *ctx, arg_mpyadd *a, bool is_sub) 4103 { 4104 int tm = fmpyadd_s_reg(a->tm); 4105 int ra = fmpyadd_s_reg(a->ra); 4106 int ta = fmpyadd_s_reg(a->ta); 4107 int rm2 = fmpyadd_s_reg(a->rm2); 4108 int rm1 = fmpyadd_s_reg(a->rm1); 4109 4110 nullify_over(ctx); 4111 4112 do_fop_weww(ctx, tm, rm1, rm2, gen_helper_fmpy_s); 4113 do_fop_weww(ctx, ta, ta, ra, 4114 is_sub ? gen_helper_fsub_s : gen_helper_fadd_s); 4115 4116 return nullify_end(ctx); 4117 } 4118 4119 static bool trans_fmpyadd_f(DisasContext *ctx, arg_mpyadd *a) 4120 { 4121 return do_fmpyadd_s(ctx, a, false); 4122 } 4123 4124 static bool trans_fmpysub_f(DisasContext *ctx, arg_mpyadd *a) 4125 { 4126 return do_fmpyadd_s(ctx, a, true); 4127 } 4128 4129 static bool do_fmpyadd_d(DisasContext *ctx, arg_mpyadd *a, bool is_sub) 4130 { 4131 nullify_over(ctx); 4132 4133 do_fop_dedd(ctx, a->tm, a->rm1, a->rm2, gen_helper_fmpy_d); 4134 do_fop_dedd(ctx, a->ta, a->ta, a->ra, 4135 is_sub ? gen_helper_fsub_d : gen_helper_fadd_d); 4136 4137 return nullify_end(ctx); 4138 } 4139 4140 static bool trans_fmpyadd_d(DisasContext *ctx, arg_mpyadd *a) 4141 { 4142 return do_fmpyadd_d(ctx, a, false); 4143 } 4144 4145 static bool trans_fmpysub_d(DisasContext *ctx, arg_mpyadd *a) 4146 { 4147 return do_fmpyadd_d(ctx, a, true); 4148 } 4149 4150 static bool trans_fmpyfadd_f(DisasContext *ctx, arg_fmpyfadd_f *a) 4151 { 4152 TCGv_i32 x, y, z; 4153 4154 nullify_over(ctx); 4155 x = load_frw0_i32(a->rm1); 4156 y = load_frw0_i32(a->rm2); 4157 z = load_frw0_i32(a->ra3); 4158 4159 if (a->neg) { 4160 gen_helper_fmpynfadd_s(x, tcg_env, x, y, z); 4161 } else { 4162 gen_helper_fmpyfadd_s(x, tcg_env, x, y, z); 4163 } 4164 4165 save_frw_i32(a->t, x); 4166 return nullify_end(ctx); 4167 } 4168 4169 static bool trans_fmpyfadd_d(DisasContext *ctx, arg_fmpyfadd_d *a) 4170 { 4171 TCGv_i64 x, y, z; 4172 4173 nullify_over(ctx); 4174 x = load_frd0(a->rm1); 4175 y = load_frd0(a->rm2); 4176 z = load_frd0(a->ra3); 4177 4178 if (a->neg) { 4179 gen_helper_fmpynfadd_d(x, tcg_env, x, y, z); 4180 } else { 4181 gen_helper_fmpyfadd_d(x, tcg_env, x, y, z); 4182 } 4183 4184 save_frd(a->t, x); 4185 return nullify_end(ctx); 4186 } 4187 4188 static bool trans_diag(DisasContext *ctx, arg_diag *a) 4189 { 4190 CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR); 4191 #ifndef CONFIG_USER_ONLY 4192 if (a->i == 0x100) { 4193 /* emulate PDC BTLB, called by SeaBIOS-hppa */ 4194 nullify_over(ctx); 4195 gen_helper_diag_btlb(tcg_env); 4196 return nullify_end(ctx); 4197 } 4198 #endif 4199 qemu_log_mask(LOG_UNIMP, "DIAG opcode 0x%04x ignored\n", a->i); 4200 return true; 4201 } 4202 4203 static void hppa_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs) 4204 { 4205 DisasContext *ctx = container_of(dcbase, DisasContext, base); 4206 int bound; 4207 4208 ctx->cs = cs; 4209 ctx->tb_flags = ctx->base.tb->flags; 4210 ctx->is_pa20 = hppa_is_pa20(cpu_env(cs)); 4211 4212 #ifdef CONFIG_USER_ONLY 4213 ctx->privilege = MMU_IDX_TO_PRIV(MMU_USER_IDX); 4214 ctx->mmu_idx = MMU_USER_IDX; 4215 ctx->iaoq_f = ctx->base.pc_first | ctx->privilege; 4216 ctx->iaoq_b = ctx->base.tb->cs_base | ctx->privilege; 4217 ctx->unalign = (ctx->tb_flags & TB_FLAG_UNALIGN ? MO_UNALN : MO_ALIGN); 4218 #else 4219 ctx->privilege = (ctx->tb_flags >> TB_FLAG_PRIV_SHIFT) & 3; 4220 ctx->mmu_idx = (ctx->tb_flags & PSW_D 4221 ? PRIV_P_TO_MMU_IDX(ctx->privilege, ctx->tb_flags & PSW_P) 4222 : MMU_PHYS_IDX); 4223 4224 /* Recover the IAOQ values from the GVA + PRIV. */ 4225 uint64_t cs_base = ctx->base.tb->cs_base; 4226 uint64_t iasq_f = cs_base & ~0xffffffffull; 4227 int32_t diff = cs_base; 4228 4229 ctx->iaoq_f = (ctx->base.pc_first & ~iasq_f) + ctx->privilege; 4230 ctx->iaoq_b = (diff ? ctx->iaoq_f + diff : -1); 4231 #endif 4232 ctx->iaoq_n = -1; 4233 ctx->iaoq_n_var = NULL; 4234 4235 /* Bound the number of instructions by those left on the page. */ 4236 bound = -(ctx->base.pc_first | TARGET_PAGE_MASK) / 4; 4237 ctx->base.max_insns = MIN(ctx->base.max_insns, bound); 4238 } 4239 4240 static void hppa_tr_tb_start(DisasContextBase *dcbase, CPUState *cs) 4241 { 4242 DisasContext *ctx = container_of(dcbase, DisasContext, base); 4243 4244 /* Seed the nullification status from PSW[N], as saved in TB->FLAGS. */ 4245 ctx->null_cond = cond_make_f(); 4246 ctx->psw_n_nonzero = false; 4247 if (ctx->tb_flags & PSW_N) { 4248 ctx->null_cond.c = TCG_COND_ALWAYS; 4249 ctx->psw_n_nonzero = true; 4250 } 4251 ctx->null_lab = NULL; 4252 } 4253 4254 static void hppa_tr_insn_start(DisasContextBase *dcbase, CPUState *cs) 4255 { 4256 DisasContext *ctx = container_of(dcbase, DisasContext, base); 4257 4258 tcg_gen_insn_start(ctx->iaoq_f, ctx->iaoq_b); 4259 } 4260 4261 static void hppa_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs) 4262 { 4263 DisasContext *ctx = container_of(dcbase, DisasContext, base); 4264 CPUHPPAState *env = cpu_env(cs); 4265 DisasJumpType ret; 4266 4267 /* Execute one insn. */ 4268 #ifdef CONFIG_USER_ONLY 4269 if (ctx->base.pc_next < TARGET_PAGE_SIZE) { 4270 do_page_zero(ctx); 4271 ret = ctx->base.is_jmp; 4272 assert(ret != DISAS_NEXT); 4273 } else 4274 #endif 4275 { 4276 /* Always fetch the insn, even if nullified, so that we check 4277 the page permissions for execute. */ 4278 uint32_t insn = translator_ldl(env, &ctx->base, ctx->base.pc_next); 4279 4280 /* Set up the IA queue for the next insn. 4281 This will be overwritten by a branch. */ 4282 if (ctx->iaoq_b == -1) { 4283 ctx->iaoq_n = -1; 4284 ctx->iaoq_n_var = tcg_temp_new_i64(); 4285 tcg_gen_addi_i64(ctx->iaoq_n_var, cpu_iaoq_b, 4); 4286 } else { 4287 ctx->iaoq_n = ctx->iaoq_b + 4; 4288 ctx->iaoq_n_var = NULL; 4289 } 4290 4291 if (unlikely(ctx->null_cond.c == TCG_COND_ALWAYS)) { 4292 ctx->null_cond.c = TCG_COND_NEVER; 4293 ret = DISAS_NEXT; 4294 } else { 4295 ctx->insn = insn; 4296 if (!decode(ctx, insn)) { 4297 gen_illegal(ctx); 4298 } 4299 ret = ctx->base.is_jmp; 4300 assert(ctx->null_lab == NULL); 4301 } 4302 } 4303 4304 /* Advance the insn queue. Note that this check also detects 4305 a priority change within the instruction queue. */ 4306 if (ret == DISAS_NEXT && ctx->iaoq_b != ctx->iaoq_f + 4) { 4307 if (ctx->iaoq_b != -1 && ctx->iaoq_n != -1 4308 && use_goto_tb(ctx, ctx->iaoq_b) 4309 && (ctx->null_cond.c == TCG_COND_NEVER 4310 || ctx->null_cond.c == TCG_COND_ALWAYS)) { 4311 nullify_set(ctx, ctx->null_cond.c == TCG_COND_ALWAYS); 4312 gen_goto_tb(ctx, 0, ctx->iaoq_b, ctx->iaoq_n); 4313 ctx->base.is_jmp = ret = DISAS_NORETURN; 4314 } else { 4315 ctx->base.is_jmp = ret = DISAS_IAQ_N_STALE; 4316 } 4317 } 4318 ctx->iaoq_f = ctx->iaoq_b; 4319 ctx->iaoq_b = ctx->iaoq_n; 4320 ctx->base.pc_next += 4; 4321 4322 switch (ret) { 4323 case DISAS_NORETURN: 4324 case DISAS_IAQ_N_UPDATED: 4325 break; 4326 4327 case DISAS_NEXT: 4328 case DISAS_IAQ_N_STALE: 4329 case DISAS_IAQ_N_STALE_EXIT: 4330 if (ctx->iaoq_f == -1) { 4331 copy_iaoq_entry(ctx, cpu_iaoq_f, -1, cpu_iaoq_b); 4332 copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var); 4333 #ifndef CONFIG_USER_ONLY 4334 tcg_gen_mov_i64(cpu_iasq_f, cpu_iasq_b); 4335 #endif 4336 nullify_save(ctx); 4337 ctx->base.is_jmp = (ret == DISAS_IAQ_N_STALE_EXIT 4338 ? DISAS_EXIT 4339 : DISAS_IAQ_N_UPDATED); 4340 } else if (ctx->iaoq_b == -1) { 4341 copy_iaoq_entry(ctx, cpu_iaoq_b, -1, ctx->iaoq_n_var); 4342 } 4343 break; 4344 4345 default: 4346 g_assert_not_reached(); 4347 } 4348 } 4349 4350 static void hppa_tr_tb_stop(DisasContextBase *dcbase, CPUState *cs) 4351 { 4352 DisasContext *ctx = container_of(dcbase, DisasContext, base); 4353 DisasJumpType is_jmp = ctx->base.is_jmp; 4354 4355 switch (is_jmp) { 4356 case DISAS_NORETURN: 4357 break; 4358 case DISAS_TOO_MANY: 4359 case DISAS_IAQ_N_STALE: 4360 case DISAS_IAQ_N_STALE_EXIT: 4361 copy_iaoq_entry(ctx, cpu_iaoq_f, ctx->iaoq_f, cpu_iaoq_f); 4362 copy_iaoq_entry(ctx, cpu_iaoq_b, ctx->iaoq_b, cpu_iaoq_b); 4363 nullify_save(ctx); 4364 /* FALLTHRU */ 4365 case DISAS_IAQ_N_UPDATED: 4366 if (is_jmp != DISAS_IAQ_N_STALE_EXIT) { 4367 tcg_gen_lookup_and_goto_ptr(); 4368 break; 4369 } 4370 /* FALLTHRU */ 4371 case DISAS_EXIT: 4372 tcg_gen_exit_tb(NULL, 0); 4373 break; 4374 default: 4375 g_assert_not_reached(); 4376 } 4377 } 4378 4379 static void hppa_tr_disas_log(const DisasContextBase *dcbase, 4380 CPUState *cs, FILE *logfile) 4381 { 4382 target_ulong pc = dcbase->pc_first; 4383 4384 #ifdef CONFIG_USER_ONLY 4385 switch (pc) { 4386 case 0x00: 4387 fprintf(logfile, "IN:\n0x00000000: (null)\n"); 4388 return; 4389 case 0xb0: 4390 fprintf(logfile, "IN:\n0x000000b0: light-weight-syscall\n"); 4391 return; 4392 case 0xe0: 4393 fprintf(logfile, "IN:\n0x000000e0: set-thread-pointer-syscall\n"); 4394 return; 4395 case 0x100: 4396 fprintf(logfile, "IN:\n0x00000100: syscall\n"); 4397 return; 4398 } 4399 #endif 4400 4401 fprintf(logfile, "IN: %s\n", lookup_symbol(pc)); 4402 target_disas(logfile, cs, pc, dcbase->tb->size); 4403 } 4404 4405 static const TranslatorOps hppa_tr_ops = { 4406 .init_disas_context = hppa_tr_init_disas_context, 4407 .tb_start = hppa_tr_tb_start, 4408 .insn_start = hppa_tr_insn_start, 4409 .translate_insn = hppa_tr_translate_insn, 4410 .tb_stop = hppa_tr_tb_stop, 4411 .disas_log = hppa_tr_disas_log, 4412 }; 4413 4414 void gen_intermediate_code(CPUState *cs, TranslationBlock *tb, int *max_insns, 4415 target_ulong pc, void *host_pc) 4416 { 4417 DisasContext ctx; 4418 translator_loop(cs, tb, max_insns, pc, host_pc, &hppa_tr_ops, &ctx.base); 4419 } 4420