15425fb15SMikko Perttunen// SPDX-License-Identifier: GPL-2.0 25425fb15SMikko Perttunen#include <dt-bindings/clock/tegra194-clock.h> 35425fb15SMikko Perttunen#include <dt-bindings/gpio/tegra194-gpio.h> 45425fb15SMikko Perttunen#include <dt-bindings/interrupt-controller/arm-gic.h> 55425fb15SMikko Perttunen#include <dt-bindings/mailbox/tegra186-hsp.h> 6dbb72e2cSVidya Sagar#include <dt-bindings/pinctrl/pinctrl-tegra.h> 73db6d3baSThierry Reding#include <dt-bindings/power/tegra194-powergate.h> 8dbb72e2cSVidya Sagar#include <dt-bindings/reset/tegra194-reset.h> 9686ba009SThierry Reding#include <dt-bindings/thermal/tegra194-bpmp-thermal.h> 10be9b887fSThierry Reding#include <dt-bindings/memory/tegra194-mc.h> 115425fb15SMikko Perttunen 125425fb15SMikko Perttunen/ { 135425fb15SMikko Perttunen compatible = "nvidia,tegra194"; 145425fb15SMikko Perttunen interrupt-parent = <&gic>; 155425fb15SMikko Perttunen #address-cells = <2>; 165425fb15SMikko Perttunen #size-cells = <2>; 175425fb15SMikko Perttunen 185425fb15SMikko Perttunen /* control backbone */ 198b3aee8fSThierry Reding bus@0 { 205425fb15SMikko Perttunen compatible = "simple-bus"; 215425fb15SMikko Perttunen #address-cells = <1>; 225425fb15SMikko Perttunen #size-cells = <1>; 235425fb15SMikko Perttunen ranges = <0x0 0x0 0x0 0x40000000>; 245425fb15SMikko Perttunen 2509903c5eSJC Kuo misc@100000 { 2609903c5eSJC Kuo compatible = "nvidia,tegra194-misc"; 2709903c5eSJC Kuo reg = <0x00100000 0xf000>, 2809903c5eSJC Kuo <0x0010f000 0x1000>; 2909903c5eSJC Kuo }; 3009903c5eSJC Kuo 31f69ce393SMikko Perttunen gpio: gpio@2200000 { 32f69ce393SMikko Perttunen compatible = "nvidia,tegra194-gpio"; 33f69ce393SMikko Perttunen reg-names = "security", "gpio"; 34f69ce393SMikko Perttunen reg = <0x2200000 0x10000>, 35f69ce393SMikko Perttunen <0x2210000 0x10000>; 36f69ce393SMikko Perttunen interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>, 37f69ce393SMikko Perttunen <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH>, 38f69ce393SMikko Perttunen <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>, 39f69ce393SMikko Perttunen <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, 40f69ce393SMikko Perttunen <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>, 41f69ce393SMikko Perttunen <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>; 42f69ce393SMikko Perttunen #interrupt-cells = <2>; 43f69ce393SMikko Perttunen interrupt-controller; 44f69ce393SMikko Perttunen #gpio-cells = <2>; 45f69ce393SMikko Perttunen gpio-controller; 46f69ce393SMikko Perttunen }; 47f69ce393SMikko Perttunen 48f89b58ceSMikko Perttunen ethernet@2490000 { 4919dc772aSThierry Reding compatible = "nvidia,tegra194-eqos", 5019dc772aSThierry Reding "nvidia,tegra186-eqos", 51f89b58ceSMikko Perttunen "snps,dwc-qos-ethernet-4.10"; 52f89b58ceSMikko Perttunen reg = <0x02490000 0x10000>; 53f89b58ceSMikko Perttunen interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>; 54f89b58ceSMikko Perttunen clocks = <&bpmp TEGRA194_CLK_AXI_CBB>, 55f89b58ceSMikko Perttunen <&bpmp TEGRA194_CLK_EQOS_AXI>, 56f89b58ceSMikko Perttunen <&bpmp TEGRA194_CLK_EQOS_RX>, 57f89b58ceSMikko Perttunen <&bpmp TEGRA194_CLK_EQOS_TX>, 58f89b58ceSMikko Perttunen <&bpmp TEGRA194_CLK_EQOS_PTP_REF>; 59f89b58ceSMikko Perttunen clock-names = "master_bus", "slave_bus", "rx", "tx", "ptp_ref"; 60f89b58ceSMikko Perttunen resets = <&bpmp TEGRA194_RESET_EQOS>; 61f89b58ceSMikko Perttunen reset-names = "eqos"; 62d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_EQOSR &emc>, 63d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_EQOSW &emc>; 64d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 65f89b58ceSMikko Perttunen status = "disabled"; 66f89b58ceSMikko Perttunen 67f89b58ceSMikko Perttunen snps,write-requests = <1>; 68f89b58ceSMikko Perttunen snps,read-requests = <3>; 69f89b58ceSMikko Perttunen snps,burst-map = <0x7>; 70f89b58ceSMikko Perttunen snps,txpbl = <16>; 71f89b58ceSMikko Perttunen snps,rxpbl = <8>; 72f89b58ceSMikko Perttunen }; 73f89b58ceSMikko Perttunen 741aaa7698SThierry Reding aconnect@2900000 { 755d2249ddSSameer Pujar compatible = "nvidia,tegra194-aconnect", 765d2249ddSSameer Pujar "nvidia,tegra210-aconnect"; 775d2249ddSSameer Pujar clocks = <&bpmp TEGRA194_CLK_APE>, 785d2249ddSSameer Pujar <&bpmp TEGRA194_CLK_APB2APE>; 795d2249ddSSameer Pujar clock-names = "ape", "apb2ape"; 805d2249ddSSameer Pujar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_AUD>; 815d2249ddSSameer Pujar #address-cells = <1>; 825d2249ddSSameer Pujar #size-cells = <1>; 835d2249ddSSameer Pujar ranges = <0x02900000 0x02900000 0x200000>; 845d2249ddSSameer Pujar status = "disabled"; 855d2249ddSSameer Pujar 86177208f7SSameer Pujar adma: dma-controller@2930000 { 875d2249ddSSameer Pujar compatible = "nvidia,tegra194-adma", 885d2249ddSSameer Pujar "nvidia,tegra186-adma"; 895d2249ddSSameer Pujar reg = <0x02930000 0x20000>; 905d2249ddSSameer Pujar interrupt-parent = <&agic>; 915d2249ddSSameer Pujar interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 925d2249ddSSameer Pujar <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 935d2249ddSSameer Pujar <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 945d2249ddSSameer Pujar <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 955d2249ddSSameer Pujar <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 965d2249ddSSameer Pujar <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, 975d2249ddSSameer Pujar <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, 985d2249ddSSameer Pujar <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, 995d2249ddSSameer Pujar <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, 1005d2249ddSSameer Pujar <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, 1015d2249ddSSameer Pujar <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>, 1025d2249ddSSameer Pujar <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>, 1035d2249ddSSameer Pujar <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>, 1045d2249ddSSameer Pujar <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>, 1055d2249ddSSameer Pujar <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>, 1065d2249ddSSameer Pujar <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>, 1075d2249ddSSameer Pujar <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>, 1085d2249ddSSameer Pujar <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>, 1095d2249ddSSameer Pujar <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>, 1105d2249ddSSameer Pujar <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>, 1115d2249ddSSameer Pujar <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>, 1125d2249ddSSameer Pujar <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>, 1135d2249ddSSameer Pujar <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>, 1145d2249ddSSameer Pujar <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>, 1155d2249ddSSameer Pujar <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>, 1165d2249ddSSameer Pujar <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>, 1175d2249ddSSameer Pujar <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>, 1185d2249ddSSameer Pujar <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>, 1195d2249ddSSameer Pujar <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>, 1205d2249ddSSameer Pujar <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, 1215d2249ddSSameer Pujar <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, 1225d2249ddSSameer Pujar <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; 1235d2249ddSSameer Pujar #dma-cells = <1>; 1245d2249ddSSameer Pujar clocks = <&bpmp TEGRA194_CLK_AHUB>; 1255d2249ddSSameer Pujar clock-names = "d_audio"; 1265d2249ddSSameer Pujar status = "disabled"; 1275d2249ddSSameer Pujar }; 1285d2249ddSSameer Pujar 1295d2249ddSSameer Pujar agic: interrupt-controller@2a40000 { 1305d2249ddSSameer Pujar compatible = "nvidia,tegra194-agic", 1315d2249ddSSameer Pujar "nvidia,tegra210-agic"; 1325d2249ddSSameer Pujar #interrupt-cells = <3>; 1335d2249ddSSameer Pujar interrupt-controller; 1345d2249ddSSameer Pujar reg = <0x02a41000 0x1000>, 1355d2249ddSSameer Pujar <0x02a42000 0x2000>; 1365d2249ddSSameer Pujar interrupts = <GIC_SPI 145 1375d2249ddSSameer Pujar (GIC_CPU_MASK_SIMPLE(4) | 1385d2249ddSSameer Pujar IRQ_TYPE_LEVEL_HIGH)>; 1395d2249ddSSameer Pujar clocks = <&bpmp TEGRA194_CLK_APE>; 1405d2249ddSSameer Pujar clock-names = "clk"; 1415d2249ddSSameer Pujar status = "disabled"; 1425d2249ddSSameer Pujar }; 143177208f7SSameer Pujar 144177208f7SSameer Pujar tegra_ahub: ahub@2900800 { 145177208f7SSameer Pujar compatible = "nvidia,tegra194-ahub", 146177208f7SSameer Pujar "nvidia,tegra186-ahub"; 147177208f7SSameer Pujar reg = <0x02900800 0x800>; 148177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_AHUB>; 149177208f7SSameer Pujar clock-names = "ahub"; 150177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_AHUB>; 151177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 152177208f7SSameer Pujar #address-cells = <1>; 153177208f7SSameer Pujar #size-cells = <1>; 154177208f7SSameer Pujar ranges = <0x02900800 0x02900800 0x11800>; 155177208f7SSameer Pujar status = "disabled"; 156177208f7SSameer Pujar 157177208f7SSameer Pujar tegra_admaif: admaif@290f000 { 158177208f7SSameer Pujar compatible = "nvidia,tegra194-admaif", 159177208f7SSameer Pujar "nvidia,tegra186-admaif"; 160177208f7SSameer Pujar reg = <0x0290f000 0x1000>; 161177208f7SSameer Pujar dmas = <&adma 1>, <&adma 1>, 162177208f7SSameer Pujar <&adma 2>, <&adma 2>, 163177208f7SSameer Pujar <&adma 3>, <&adma 3>, 164177208f7SSameer Pujar <&adma 4>, <&adma 4>, 165177208f7SSameer Pujar <&adma 5>, <&adma 5>, 166177208f7SSameer Pujar <&adma 6>, <&adma 6>, 167177208f7SSameer Pujar <&adma 7>, <&adma 7>, 168177208f7SSameer Pujar <&adma 8>, <&adma 8>, 169177208f7SSameer Pujar <&adma 9>, <&adma 9>, 170177208f7SSameer Pujar <&adma 10>, <&adma 10>, 171177208f7SSameer Pujar <&adma 11>, <&adma 11>, 172177208f7SSameer Pujar <&adma 12>, <&adma 12>, 173177208f7SSameer Pujar <&adma 13>, <&adma 13>, 174177208f7SSameer Pujar <&adma 14>, <&adma 14>, 175177208f7SSameer Pujar <&adma 15>, <&adma 15>, 176177208f7SSameer Pujar <&adma 16>, <&adma 16>, 177177208f7SSameer Pujar <&adma 17>, <&adma 17>, 178177208f7SSameer Pujar <&adma 18>, <&adma 18>, 179177208f7SSameer Pujar <&adma 19>, <&adma 19>, 180177208f7SSameer Pujar <&adma 20>, <&adma 20>; 181177208f7SSameer Pujar dma-names = "rx1", "tx1", 182177208f7SSameer Pujar "rx2", "tx2", 183177208f7SSameer Pujar "rx3", "tx3", 184177208f7SSameer Pujar "rx4", "tx4", 185177208f7SSameer Pujar "rx5", "tx5", 186177208f7SSameer Pujar "rx6", "tx6", 187177208f7SSameer Pujar "rx7", "tx7", 188177208f7SSameer Pujar "rx8", "tx8", 189177208f7SSameer Pujar "rx9", "tx9", 190177208f7SSameer Pujar "rx10", "tx10", 191177208f7SSameer Pujar "rx11", "tx11", 192177208f7SSameer Pujar "rx12", "tx12", 193177208f7SSameer Pujar "rx13", "tx13", 194177208f7SSameer Pujar "rx14", "tx14", 195177208f7SSameer Pujar "rx15", "tx15", 196177208f7SSameer Pujar "rx16", "tx16", 197177208f7SSameer Pujar "rx17", "tx17", 198177208f7SSameer Pujar "rx18", "tx18", 199177208f7SSameer Pujar "rx19", "tx19", 200177208f7SSameer Pujar "rx20", "tx20"; 201177208f7SSameer Pujar status = "disabled"; 202177208f7SSameer Pujar }; 203177208f7SSameer Pujar 204177208f7SSameer Pujar tegra_i2s1: i2s@2901000 { 205177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 206177208f7SSameer Pujar "nvidia,tegra210-i2s"; 207177208f7SSameer Pujar reg = <0x2901000 0x100>; 208177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S1>, 209177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S1_SYNC_INPUT>; 210177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 211177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S1>; 212177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 213177208f7SSameer Pujar assigned-clock-rates = <1536000>; 214177208f7SSameer Pujar sound-name-prefix = "I2S1"; 215177208f7SSameer Pujar status = "disabled"; 216177208f7SSameer Pujar }; 217177208f7SSameer Pujar 218177208f7SSameer Pujar tegra_i2s2: i2s@2901100 { 219177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 220177208f7SSameer Pujar "nvidia,tegra210-i2s"; 221177208f7SSameer Pujar reg = <0x2901100 0x100>; 222177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S2>, 223177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S2_SYNC_INPUT>; 224177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 225177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S2>; 226177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 227177208f7SSameer Pujar assigned-clock-rates = <1536000>; 228177208f7SSameer Pujar sound-name-prefix = "I2S2"; 229177208f7SSameer Pujar status = "disabled"; 230177208f7SSameer Pujar }; 231177208f7SSameer Pujar 232177208f7SSameer Pujar tegra_i2s3: i2s@2901200 { 233177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 234177208f7SSameer Pujar "nvidia,tegra210-i2s"; 235177208f7SSameer Pujar reg = <0x2901200 0x100>; 236177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S3>, 237177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S3_SYNC_INPUT>; 238177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 239177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S3>; 240177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 241177208f7SSameer Pujar assigned-clock-rates = <1536000>; 242177208f7SSameer Pujar sound-name-prefix = "I2S3"; 243177208f7SSameer Pujar status = "disabled"; 244177208f7SSameer Pujar }; 245177208f7SSameer Pujar 246177208f7SSameer Pujar tegra_i2s4: i2s@2901300 { 247177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 248177208f7SSameer Pujar "nvidia,tegra210-i2s"; 249177208f7SSameer Pujar reg = <0x2901300 0x100>; 250177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S4>, 251177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S4_SYNC_INPUT>; 252177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 253177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S4>; 254177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 255177208f7SSameer Pujar assigned-clock-rates = <1536000>; 256177208f7SSameer Pujar sound-name-prefix = "I2S4"; 257177208f7SSameer Pujar status = "disabled"; 258177208f7SSameer Pujar }; 259177208f7SSameer Pujar 260177208f7SSameer Pujar tegra_i2s5: i2s@2901400 { 261177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 262177208f7SSameer Pujar "nvidia,tegra210-i2s"; 263177208f7SSameer Pujar reg = <0x2901400 0x100>; 264177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S5>, 265177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S5_SYNC_INPUT>; 266177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 267177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S5>; 268177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 269177208f7SSameer Pujar assigned-clock-rates = <1536000>; 270177208f7SSameer Pujar sound-name-prefix = "I2S5"; 271177208f7SSameer Pujar status = "disabled"; 272177208f7SSameer Pujar }; 273177208f7SSameer Pujar 274177208f7SSameer Pujar tegra_i2s6: i2s@2901500 { 275177208f7SSameer Pujar compatible = "nvidia,tegra194-i2s", 276177208f7SSameer Pujar "nvidia,tegra210-i2s"; 277177208f7SSameer Pujar reg = <0x2901500 0x100>; 278177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_I2S6>, 279177208f7SSameer Pujar <&bpmp TEGRA194_CLK_I2S6_SYNC_INPUT>; 280177208f7SSameer Pujar clock-names = "i2s", "sync_input"; 281177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_I2S6>; 282177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 283177208f7SSameer Pujar assigned-clock-rates = <1536000>; 284177208f7SSameer Pujar sound-name-prefix = "I2S6"; 285177208f7SSameer Pujar status = "disabled"; 286177208f7SSameer Pujar }; 287177208f7SSameer Pujar 288177208f7SSameer Pujar tegra_dmic1: dmic@2904000 { 289177208f7SSameer Pujar compatible = "nvidia,tegra194-dmic", 290177208f7SSameer Pujar "nvidia,tegra210-dmic"; 291177208f7SSameer Pujar reg = <0x2904000 0x100>; 292177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DMIC1>; 293177208f7SSameer Pujar clock-names = "dmic"; 294177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DMIC1>; 295177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 296177208f7SSameer Pujar assigned-clock-rates = <3072000>; 297177208f7SSameer Pujar sound-name-prefix = "DMIC1"; 298177208f7SSameer Pujar status = "disabled"; 299177208f7SSameer Pujar }; 300177208f7SSameer Pujar 301177208f7SSameer Pujar tegra_dmic2: dmic@2904100 { 302177208f7SSameer Pujar compatible = "nvidia,tegra194-dmic", 303177208f7SSameer Pujar "nvidia,tegra210-dmic"; 304177208f7SSameer Pujar reg = <0x2904100 0x100>; 305177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DMIC2>; 306177208f7SSameer Pujar clock-names = "dmic"; 307177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DMIC2>; 308177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 309177208f7SSameer Pujar assigned-clock-rates = <3072000>; 310177208f7SSameer Pujar sound-name-prefix = "DMIC2"; 311177208f7SSameer Pujar status = "disabled"; 312177208f7SSameer Pujar }; 313177208f7SSameer Pujar 314177208f7SSameer Pujar tegra_dmic3: dmic@2904200 { 315177208f7SSameer Pujar compatible = "nvidia,tegra194-dmic", 316177208f7SSameer Pujar "nvidia,tegra210-dmic"; 317177208f7SSameer Pujar reg = <0x2904200 0x100>; 318177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DMIC3>; 319177208f7SSameer Pujar clock-names = "dmic"; 320177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DMIC3>; 321177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 322177208f7SSameer Pujar assigned-clock-rates = <3072000>; 323177208f7SSameer Pujar sound-name-prefix = "DMIC3"; 324177208f7SSameer Pujar status = "disabled"; 325177208f7SSameer Pujar }; 326177208f7SSameer Pujar 327177208f7SSameer Pujar tegra_dmic4: dmic@2904300 { 328177208f7SSameer Pujar compatible = "nvidia,tegra194-dmic", 329177208f7SSameer Pujar "nvidia,tegra210-dmic"; 330177208f7SSameer Pujar reg = <0x2904300 0x100>; 331177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DMIC4>; 332177208f7SSameer Pujar clock-names = "dmic"; 333177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DMIC4>; 334177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 335177208f7SSameer Pujar assigned-clock-rates = <3072000>; 336177208f7SSameer Pujar sound-name-prefix = "DMIC4"; 337177208f7SSameer Pujar status = "disabled"; 338177208f7SSameer Pujar }; 339177208f7SSameer Pujar 340177208f7SSameer Pujar tegra_dspk1: dspk@2905000 { 341177208f7SSameer Pujar compatible = "nvidia,tegra194-dspk", 342177208f7SSameer Pujar "nvidia,tegra186-dspk"; 343177208f7SSameer Pujar reg = <0x2905000 0x100>; 344177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DSPK1>; 345177208f7SSameer Pujar clock-names = "dspk"; 346177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DSPK1>; 347177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 348177208f7SSameer Pujar assigned-clock-rates = <12288000>; 349177208f7SSameer Pujar sound-name-prefix = "DSPK1"; 350177208f7SSameer Pujar status = "disabled"; 351177208f7SSameer Pujar }; 352177208f7SSameer Pujar 353177208f7SSameer Pujar tegra_dspk2: dspk@2905100 { 354177208f7SSameer Pujar compatible = "nvidia,tegra194-dspk", 355177208f7SSameer Pujar "nvidia,tegra186-dspk"; 356177208f7SSameer Pujar reg = <0x2905100 0x100>; 357177208f7SSameer Pujar clocks = <&bpmp TEGRA194_CLK_DSPK2>; 358177208f7SSameer Pujar clock-names = "dspk"; 359177208f7SSameer Pujar assigned-clocks = <&bpmp TEGRA194_CLK_DSPK2>; 360177208f7SSameer Pujar assigned-clock-parents = <&bpmp TEGRA194_CLK_PLLA_OUT0>; 361177208f7SSameer Pujar assigned-clock-rates = <12288000>; 362177208f7SSameer Pujar sound-name-prefix = "DSPK2"; 363177208f7SSameer Pujar status = "disabled"; 364177208f7SSameer Pujar }; 365177208f7SSameer Pujar }; 3665d2249ddSSameer Pujar }; 3675d2249ddSSameer Pujar 368dbb72e2cSVidya Sagar pinmux: pinmux@2430000 { 369dbb72e2cSVidya Sagar compatible = "nvidia,tegra194-pinmux"; 370644c569dSThierry Reding reg = <0x2430000 0x17000>, 371644c569dSThierry Reding <0xc300000 0x4000>; 372dbb72e2cSVidya Sagar 373dbb72e2cSVidya Sagar status = "okay"; 374dbb72e2cSVidya Sagar 375dbb72e2cSVidya Sagar pex_rst_c5_out_state: pex_rst_c5_out { 376dbb72e2cSVidya Sagar pex_rst { 377dbb72e2cSVidya Sagar nvidia,pins = "pex_l5_rst_n_pgg1"; 378dbb72e2cSVidya Sagar nvidia,schmitt = <TEGRA_PIN_DISABLE>; 379dbb72e2cSVidya Sagar nvidia,lpdr = <TEGRA_PIN_ENABLE>; 380dbb72e2cSVidya Sagar nvidia,enable-input = <TEGRA_PIN_DISABLE>; 381dbb72e2cSVidya Sagar nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>; 382dbb72e2cSVidya Sagar nvidia,tristate = <TEGRA_PIN_DISABLE>; 383dbb72e2cSVidya Sagar nvidia,pull = <TEGRA_PIN_PULL_NONE>; 384dbb72e2cSVidya Sagar }; 385dbb72e2cSVidya Sagar }; 386dbb72e2cSVidya Sagar 387dbb72e2cSVidya Sagar clkreq_c5_bi_dir_state: clkreq_c5_bi_dir { 388dbb72e2cSVidya Sagar clkreq { 389dbb72e2cSVidya Sagar nvidia,pins = "pex_l5_clkreq_n_pgg0"; 390dbb72e2cSVidya Sagar nvidia,schmitt = <TEGRA_PIN_DISABLE>; 391dbb72e2cSVidya Sagar nvidia,lpdr = <TEGRA_PIN_ENABLE>; 392dbb72e2cSVidya Sagar nvidia,enable-input = <TEGRA_PIN_ENABLE>; 393dbb72e2cSVidya Sagar nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>; 394dbb72e2cSVidya Sagar nvidia,tristate = <TEGRA_PIN_DISABLE>; 395dbb72e2cSVidya Sagar nvidia,pull = <TEGRA_PIN_PULL_NONE>; 396dbb72e2cSVidya Sagar }; 397dbb72e2cSVidya Sagar }; 398dbb72e2cSVidya Sagar }; 399dbb72e2cSVidya Sagar 400be9b887fSThierry Reding mc: memory-controller@2c00000 { 401be9b887fSThierry Reding compatible = "nvidia,tegra194-mc"; 402be9b887fSThierry Reding reg = <0x02c00000 0x100000>, 403be9b887fSThierry Reding <0x02b80000 0x040000>, 404be9b887fSThierry Reding <0x01700000 0x100000>; 4058613b4c8SThierry Reding interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>; 406d5237c7cSThierry Reding #interconnect-cells = <1>; 407be9b887fSThierry Reding status = "disabled"; 408be9b887fSThierry Reding 409be9b887fSThierry Reding #address-cells = <2>; 410be9b887fSThierry Reding #size-cells = <2>; 411be9b887fSThierry Reding 412be9b887fSThierry Reding ranges = <0x01700000 0x0 0x01700000 0x0 0x100000>, 413be9b887fSThierry Reding <0x02b80000 0x0 0x02b80000 0x0 0x040000>, 414be9b887fSThierry Reding <0x02c00000 0x0 0x02c00000 0x0 0x100000>; 415be9b887fSThierry Reding 416be9b887fSThierry Reding /* 417be9b887fSThierry Reding * Bit 39 of addresses passing through the memory 418be9b887fSThierry Reding * controller selects the XBAR format used when memory 419be9b887fSThierry Reding * is accessed. This is used to transparently access 420be9b887fSThierry Reding * memory in the XBAR format used by the discrete GPU 421be9b887fSThierry Reding * (bit 39 set) or Tegra (bit 39 clear). 422be9b887fSThierry Reding * 423be9b887fSThierry Reding * As a consequence, the operating system must ensure 424be9b887fSThierry Reding * that bit 39 is never used implicitly, for example 425be9b887fSThierry Reding * via an I/O virtual address mapping of an IOMMU. If 426be9b887fSThierry Reding * devices require access to the XBAR switch, their 427be9b887fSThierry Reding * drivers must set this bit explicitly. 428be9b887fSThierry Reding * 429be9b887fSThierry Reding * Limit the DMA range for memory clients to [38:0]. 430be9b887fSThierry Reding */ 431be9b887fSThierry Reding dma-ranges = <0x0 0x0 0x0 0x80 0x0>; 432be9b887fSThierry Reding 433be9b887fSThierry Reding emc: external-memory-controller@2c60000 { 434be9b887fSThierry Reding compatible = "nvidia,tegra194-emc"; 435be9b887fSThierry Reding reg = <0x0 0x02c60000 0x0 0x90000>, 436be9b887fSThierry Reding <0x0 0x01780000 0x0 0x80000>; 437be9b887fSThierry Reding clocks = <&bpmp TEGRA194_CLK_EMC>; 438be9b887fSThierry Reding clock-names = "emc"; 439be9b887fSThierry Reding 440d5237c7cSThierry Reding #interconnect-cells = <0>; 441d5237c7cSThierry Reding 442be9b887fSThierry Reding nvidia,bpmp = <&bpmp>; 443be9b887fSThierry Reding }; 444be9b887fSThierry Reding }; 445be9b887fSThierry Reding 4465425fb15SMikko Perttunen uarta: serial@3100000 { 4475425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 4485425fb15SMikko Perttunen reg = <0x03100000 0x40>; 4495425fb15SMikko Perttunen reg-shift = <2>; 4505425fb15SMikko Perttunen interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; 4515425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTA>; 4525425fb15SMikko Perttunen clock-names = "serial"; 4535425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTA>; 4545425fb15SMikko Perttunen reset-names = "serial"; 4555425fb15SMikko Perttunen status = "disabled"; 4565425fb15SMikko Perttunen }; 4575425fb15SMikko Perttunen 4585425fb15SMikko Perttunen uartb: serial@3110000 { 4595425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 4605425fb15SMikko Perttunen reg = <0x03110000 0x40>; 4615425fb15SMikko Perttunen reg-shift = <2>; 4625425fb15SMikko Perttunen interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>; 4635425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTB>; 4645425fb15SMikko Perttunen clock-names = "serial"; 4655425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTB>; 4665425fb15SMikko Perttunen reset-names = "serial"; 4675425fb15SMikko Perttunen status = "disabled"; 4685425fb15SMikko Perttunen }; 4695425fb15SMikko Perttunen 4705425fb15SMikko Perttunen uartd: serial@3130000 { 4715425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 4725425fb15SMikko Perttunen reg = <0x03130000 0x40>; 4735425fb15SMikko Perttunen reg-shift = <2>; 4745425fb15SMikko Perttunen interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>; 4755425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTD>; 4765425fb15SMikko Perttunen clock-names = "serial"; 4775425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTD>; 4785425fb15SMikko Perttunen reset-names = "serial"; 4795425fb15SMikko Perttunen status = "disabled"; 4805425fb15SMikko Perttunen }; 4815425fb15SMikko Perttunen 4825425fb15SMikko Perttunen uarte: serial@3140000 { 4835425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 4845425fb15SMikko Perttunen reg = <0x03140000 0x40>; 4855425fb15SMikko Perttunen reg-shift = <2>; 4865425fb15SMikko Perttunen interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>; 4875425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTE>; 4885425fb15SMikko Perttunen clock-names = "serial"; 4895425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTE>; 4905425fb15SMikko Perttunen reset-names = "serial"; 4915425fb15SMikko Perttunen status = "disabled"; 4925425fb15SMikko Perttunen }; 4935425fb15SMikko Perttunen 4945425fb15SMikko Perttunen uartf: serial@3150000 { 4955425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 4965425fb15SMikko Perttunen reg = <0x03150000 0x40>; 4975425fb15SMikko Perttunen reg-shift = <2>; 4985425fb15SMikko Perttunen interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>; 4995425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTF>; 5005425fb15SMikko Perttunen clock-names = "serial"; 5015425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTF>; 5025425fb15SMikko Perttunen reset-names = "serial"; 5035425fb15SMikko Perttunen status = "disabled"; 5045425fb15SMikko Perttunen }; 5055425fb15SMikko Perttunen 5065425fb15SMikko Perttunen gen1_i2c: i2c@3160000 { 507d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5085425fb15SMikko Perttunen reg = <0x03160000 0x10000>; 5095425fb15SMikko Perttunen interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>; 5105425fb15SMikko Perttunen #address-cells = <1>; 5115425fb15SMikko Perttunen #size-cells = <0>; 5125425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C1>; 5135425fb15SMikko Perttunen clock-names = "div-clk"; 5145425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C1>; 5155425fb15SMikko Perttunen reset-names = "i2c"; 5165425fb15SMikko Perttunen status = "disabled"; 5175425fb15SMikko Perttunen }; 5185425fb15SMikko Perttunen 5195425fb15SMikko Perttunen uarth: serial@3170000 { 5205425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 5215425fb15SMikko Perttunen reg = <0x03170000 0x40>; 5225425fb15SMikko Perttunen reg-shift = <2>; 5235425fb15SMikko Perttunen interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>; 5245425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTH>; 5255425fb15SMikko Perttunen clock-names = "serial"; 5265425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTH>; 5275425fb15SMikko Perttunen reset-names = "serial"; 5285425fb15SMikko Perttunen status = "disabled"; 5295425fb15SMikko Perttunen }; 5305425fb15SMikko Perttunen 5315425fb15SMikko Perttunen cam_i2c: i2c@3180000 { 532d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5335425fb15SMikko Perttunen reg = <0x03180000 0x10000>; 5345425fb15SMikko Perttunen interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>; 5355425fb15SMikko Perttunen #address-cells = <1>; 5365425fb15SMikko Perttunen #size-cells = <0>; 5375425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C3>; 5385425fb15SMikko Perttunen clock-names = "div-clk"; 5395425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C3>; 5405425fb15SMikko Perttunen reset-names = "i2c"; 5415425fb15SMikko Perttunen status = "disabled"; 5425425fb15SMikko Perttunen }; 5435425fb15SMikko Perttunen 5445425fb15SMikko Perttunen /* shares pads with dpaux1 */ 5455425fb15SMikko Perttunen dp_aux_ch1_i2c: i2c@3190000 { 546d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5475425fb15SMikko Perttunen reg = <0x03190000 0x10000>; 5485425fb15SMikko Perttunen interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>; 5495425fb15SMikko Perttunen #address-cells = <1>; 5505425fb15SMikko Perttunen #size-cells = <0>; 5515425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C4>; 5525425fb15SMikko Perttunen clock-names = "div-clk"; 5535425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C4>; 5545425fb15SMikko Perttunen reset-names = "i2c"; 555a4131561SThierry Reding pinctrl-0 = <&state_dpaux1_i2c>; 556a4131561SThierry Reding pinctrl-1 = <&state_dpaux1_off>; 557a4131561SThierry Reding pinctrl-names = "default", "idle"; 5585425fb15SMikko Perttunen status = "disabled"; 5595425fb15SMikko Perttunen }; 5605425fb15SMikko Perttunen 5615425fb15SMikko Perttunen /* shares pads with dpaux0 */ 5625425fb15SMikko Perttunen dp_aux_ch0_i2c: i2c@31b0000 { 563d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5645425fb15SMikko Perttunen reg = <0x031b0000 0x10000>; 5655425fb15SMikko Perttunen interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; 5665425fb15SMikko Perttunen #address-cells = <1>; 5675425fb15SMikko Perttunen #size-cells = <0>; 5685425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C6>; 5695425fb15SMikko Perttunen clock-names = "div-clk"; 5705425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C6>; 5715425fb15SMikko Perttunen reset-names = "i2c"; 572a4131561SThierry Reding pinctrl-0 = <&state_dpaux0_i2c>; 573a4131561SThierry Reding pinctrl-1 = <&state_dpaux0_off>; 574a4131561SThierry Reding pinctrl-names = "default", "idle"; 5755425fb15SMikko Perttunen status = "disabled"; 5765425fb15SMikko Perttunen }; 5775425fb15SMikko Perttunen 578a4131561SThierry Reding /* shares pads with dpaux2 */ 579a4131561SThierry Reding dp_aux_ch2_i2c: i2c@31c0000 { 580d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5815425fb15SMikko Perttunen reg = <0x031c0000 0x10000>; 5825425fb15SMikko Perttunen interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; 5835425fb15SMikko Perttunen #address-cells = <1>; 5845425fb15SMikko Perttunen #size-cells = <0>; 5855425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C7>; 5865425fb15SMikko Perttunen clock-names = "div-clk"; 5875425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C7>; 5885425fb15SMikko Perttunen reset-names = "i2c"; 589a4131561SThierry Reding pinctrl-0 = <&state_dpaux2_i2c>; 590a4131561SThierry Reding pinctrl-1 = <&state_dpaux2_off>; 591a4131561SThierry Reding pinctrl-names = "default", "idle"; 5925425fb15SMikko Perttunen status = "disabled"; 5935425fb15SMikko Perttunen }; 5945425fb15SMikko Perttunen 595a4131561SThierry Reding /* shares pads with dpaux3 */ 596a4131561SThierry Reding dp_aux_ch3_i2c: i2c@31e0000 { 597d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 5985425fb15SMikko Perttunen reg = <0x031e0000 0x10000>; 5995425fb15SMikko Perttunen interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>; 6005425fb15SMikko Perttunen #address-cells = <1>; 6015425fb15SMikko Perttunen #size-cells = <0>; 6025425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C9>; 6035425fb15SMikko Perttunen clock-names = "div-clk"; 6045425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C9>; 6055425fb15SMikko Perttunen reset-names = "i2c"; 606a4131561SThierry Reding pinctrl-0 = <&state_dpaux3_i2c>; 607a4131561SThierry Reding pinctrl-1 = <&state_dpaux3_off>; 608a4131561SThierry Reding pinctrl-names = "default", "idle"; 6095425fb15SMikko Perttunen status = "disabled"; 6105425fb15SMikko Perttunen }; 6115425fb15SMikko Perttunen 6126a574ec7SThierry Reding pwm1: pwm@3280000 { 6136a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6146a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6156a574ec7SThierry Reding reg = <0x3280000 0x10000>; 6166a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM1>; 6176a574ec7SThierry Reding clock-names = "pwm"; 6186a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM1>; 6196a574ec7SThierry Reding reset-names = "pwm"; 6206a574ec7SThierry Reding status = "disabled"; 6216a574ec7SThierry Reding #pwm-cells = <2>; 6226a574ec7SThierry Reding }; 6236a574ec7SThierry Reding 6246a574ec7SThierry Reding pwm2: pwm@3290000 { 6256a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6266a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6276a574ec7SThierry Reding reg = <0x3290000 0x10000>; 6286a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM2>; 6296a574ec7SThierry Reding clock-names = "pwm"; 6306a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM2>; 6316a574ec7SThierry Reding reset-names = "pwm"; 6326a574ec7SThierry Reding status = "disabled"; 6336a574ec7SThierry Reding #pwm-cells = <2>; 6346a574ec7SThierry Reding }; 6356a574ec7SThierry Reding 6366a574ec7SThierry Reding pwm3: pwm@32a0000 { 6376a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6386a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6396a574ec7SThierry Reding reg = <0x32a0000 0x10000>; 6406a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM3>; 6416a574ec7SThierry Reding clock-names = "pwm"; 6426a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM3>; 6436a574ec7SThierry Reding reset-names = "pwm"; 6446a574ec7SThierry Reding status = "disabled"; 6456a574ec7SThierry Reding #pwm-cells = <2>; 6466a574ec7SThierry Reding }; 6476a574ec7SThierry Reding 6486a574ec7SThierry Reding pwm5: pwm@32c0000 { 6496a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6506a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6516a574ec7SThierry Reding reg = <0x32c0000 0x10000>; 6526a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM5>; 6536a574ec7SThierry Reding clock-names = "pwm"; 6546a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM5>; 6556a574ec7SThierry Reding reset-names = "pwm"; 6566a574ec7SThierry Reding status = "disabled"; 6576a574ec7SThierry Reding #pwm-cells = <2>; 6586a574ec7SThierry Reding }; 6596a574ec7SThierry Reding 6606a574ec7SThierry Reding pwm6: pwm@32d0000 { 6616a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6626a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6636a574ec7SThierry Reding reg = <0x32d0000 0x10000>; 6646a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM6>; 6656a574ec7SThierry Reding clock-names = "pwm"; 6666a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM6>; 6676a574ec7SThierry Reding reset-names = "pwm"; 6686a574ec7SThierry Reding status = "disabled"; 6696a574ec7SThierry Reding #pwm-cells = <2>; 6706a574ec7SThierry Reding }; 6716a574ec7SThierry Reding 6726a574ec7SThierry Reding pwm7: pwm@32e0000 { 6736a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6746a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6756a574ec7SThierry Reding reg = <0x32e0000 0x10000>; 6766a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM7>; 6776a574ec7SThierry Reding clock-names = "pwm"; 6786a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM7>; 6796a574ec7SThierry Reding reset-names = "pwm"; 6806a574ec7SThierry Reding status = "disabled"; 6816a574ec7SThierry Reding #pwm-cells = <2>; 6826a574ec7SThierry Reding }; 6836a574ec7SThierry Reding 6846a574ec7SThierry Reding pwm8: pwm@32f0000 { 6856a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 6866a574ec7SThierry Reding "nvidia,tegra186-pwm"; 6876a574ec7SThierry Reding reg = <0x32f0000 0x10000>; 6886a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM8>; 6896a574ec7SThierry Reding clock-names = "pwm"; 6906a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM8>; 6916a574ec7SThierry Reding reset-names = "pwm"; 6926a574ec7SThierry Reding status = "disabled"; 6936a574ec7SThierry Reding #pwm-cells = <2>; 6946a574ec7SThierry Reding }; 6956a574ec7SThierry Reding 69667bb17f6SThierry Reding sdmmc1: mmc@3400000 { 6972c3578b3SThierry Reding compatible = "nvidia,tegra194-sdhci"; 6985425fb15SMikko Perttunen reg = <0x03400000 0x10000>; 6995425fb15SMikko Perttunen interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>; 7005425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_SDMMC1>; 7015425fb15SMikko Perttunen clock-names = "sdhci"; 7025425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_SDMMC1>; 7035425fb15SMikko Perttunen reset-names = "sdhci"; 704d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>, 705d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_SDMMCWA &emc>; 706d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 7074e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-3v3-timeout = 7084e0f1229SSowjanya Komatineni <0x07>; 7094e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-3v3-timeout = 7104e0f1229SSowjanya Komatineni <0x07>; 7114e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>; 7124e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-1v8-timeout = 7134e0f1229SSowjanya Komatineni <0x07>; 7144e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>; 7154e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>; 7164e0f1229SSowjanya Komatineni nvidia,default-tap = <0x9>; 7174e0f1229SSowjanya Komatineni nvidia,default-trim = <0x5>; 7185425fb15SMikko Perttunen status = "disabled"; 7195425fb15SMikko Perttunen }; 7205425fb15SMikko Perttunen 72167bb17f6SThierry Reding sdmmc3: mmc@3440000 { 7222c3578b3SThierry Reding compatible = "nvidia,tegra194-sdhci"; 7235425fb15SMikko Perttunen reg = <0x03440000 0x10000>; 7245425fb15SMikko Perttunen interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>; 7255425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_SDMMC3>; 7265425fb15SMikko Perttunen clock-names = "sdhci"; 7275425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_SDMMC3>; 7285425fb15SMikko Perttunen reset-names = "sdhci"; 729d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>, 730d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_SDMMCW &emc>; 731d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 7324e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-1v8 = <0x00>; 7334e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-1v8 = <0x7a>; 7344e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>; 7354e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-3v3-timeout = 7364e0f1229SSowjanya Komatineni <0x07>; 7374e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x06>; 7384e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-1v8-timeout = 7394e0f1229SSowjanya Komatineni <0x07>; 7404e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-sdr104 = <0x00>; 7414e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-sdr104 = <0x00>; 7424e0f1229SSowjanya Komatineni nvidia,default-tap = <0x9>; 7434e0f1229SSowjanya Komatineni nvidia,default-trim = <0x5>; 7445425fb15SMikko Perttunen status = "disabled"; 7455425fb15SMikko Perttunen }; 7465425fb15SMikko Perttunen 74767bb17f6SThierry Reding sdmmc4: mmc@3460000 { 7482c3578b3SThierry Reding compatible = "nvidia,tegra194-sdhci"; 7495425fb15SMikko Perttunen reg = <0x03460000 0x10000>; 7505425fb15SMikko Perttunen interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; 7515425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_SDMMC4>; 7525425fb15SMikko Perttunen clock-names = "sdhci"; 753351648d0SSowjanya Komatineni assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>, 754351648d0SSowjanya Komatineni <&bpmp TEGRA194_CLK_PLLC4>; 755351648d0SSowjanya Komatineni assigned-clock-parents = 756351648d0SSowjanya Komatineni <&bpmp TEGRA194_CLK_PLLC4>; 7575425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_SDMMC4>; 7585425fb15SMikko Perttunen reset-names = "sdhci"; 759d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRAB &emc>, 760d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_SDMMCWAB &emc>; 761d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 7624e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-hs400 = <0x00>; 7634e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-hs400 = <0x00>; 7644e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x0a>; 7654e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-1v8-timeout = 7664e0f1229SSowjanya Komatineni <0x0a>; 7674e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x0a>; 7684e0f1229SSowjanya Komatineni nvidia,pad-autocal-pull-down-offset-3v3-timeout = 7694e0f1229SSowjanya Komatineni <0x0a>; 7704e0f1229SSowjanya Komatineni nvidia,default-tap = <0x8>; 7714e0f1229SSowjanya Komatineni nvidia,default-trim = <0x14>; 7724e0f1229SSowjanya Komatineni nvidia,dqs-trim = <40>; 773dfd3cb6fSSowjanya Komatineni supports-cqe; 7745425fb15SMikko Perttunen status = "disabled"; 7755425fb15SMikko Perttunen }; 7765425fb15SMikko Perttunen 7774878cc0cSSameer Pujar hda@3510000 { 7784878cc0cSSameer Pujar compatible = "nvidia,tegra194-hda", "nvidia,tegra30-hda"; 7794878cc0cSSameer Pujar reg = <0x3510000 0x10000>; 7804878cc0cSSameer Pujar interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>; 7814878cc0cSSameer Pujar clocks = <&bpmp TEGRA194_CLK_HDA>, 7824878cc0cSSameer Pujar <&bpmp TEGRA194_CLK_HDA2CODEC_2X>, 7834878cc0cSSameer Pujar <&bpmp TEGRA194_CLK_HDA2HDMICODEC>; 7844878cc0cSSameer Pujar clock-names = "hda", "hda2codec_2x", "hda2hdmi"; 7854878cc0cSSameer Pujar resets = <&bpmp TEGRA194_RESET_HDA>, 7864878cc0cSSameer Pujar <&bpmp TEGRA194_RESET_HDA2CODEC_2X>, 7874878cc0cSSameer Pujar <&bpmp TEGRA194_RESET_HDA2HDMICODEC>; 7884878cc0cSSameer Pujar reset-names = "hda", "hda2codec_2x", "hda2hdmi"; 7894878cc0cSSameer Pujar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 790d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_HDAR &emc>, 791d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_HDAW &emc>; 792d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 7934878cc0cSSameer Pujar status = "disabled"; 7944878cc0cSSameer Pujar }; 7954878cc0cSSameer Pujar 796fab7a039SJC Kuo xusb_padctl: padctl@3520000 { 797fab7a039SJC Kuo compatible = "nvidia,tegra194-xusb-padctl"; 798fab7a039SJC Kuo reg = <0x03520000 0x1000>, 799fab7a039SJC Kuo <0x03540000 0x1000>; 800fab7a039SJC Kuo reg-names = "padctl", "ao"; 801fab7a039SJC Kuo 802fab7a039SJC Kuo resets = <&bpmp TEGRA194_RESET_XUSB_PADCTL>; 803fab7a039SJC Kuo reset-names = "padctl"; 804fab7a039SJC Kuo 805fab7a039SJC Kuo status = "disabled"; 806fab7a039SJC Kuo 807fab7a039SJC Kuo pads { 808fab7a039SJC Kuo usb2 { 809fab7a039SJC Kuo clocks = <&bpmp TEGRA194_CLK_USB2_TRK>; 810fab7a039SJC Kuo clock-names = "trk"; 811fab7a039SJC Kuo 812fab7a039SJC Kuo lanes { 813fab7a039SJC Kuo usb2-0 { 814fab7a039SJC Kuo nvidia,function = "xusb"; 815fab7a039SJC Kuo status = "disabled"; 816fab7a039SJC Kuo #phy-cells = <0>; 817fab7a039SJC Kuo }; 818fab7a039SJC Kuo 819fab7a039SJC Kuo usb2-1 { 820fab7a039SJC Kuo nvidia,function = "xusb"; 821fab7a039SJC Kuo status = "disabled"; 822fab7a039SJC Kuo #phy-cells = <0>; 823fab7a039SJC Kuo }; 824fab7a039SJC Kuo 825fab7a039SJC Kuo usb2-2 { 826fab7a039SJC Kuo nvidia,function = "xusb"; 827fab7a039SJC Kuo status = "disabled"; 828fab7a039SJC Kuo #phy-cells = <0>; 829fab7a039SJC Kuo }; 830fab7a039SJC Kuo 831fab7a039SJC Kuo usb2-3 { 832fab7a039SJC Kuo nvidia,function = "xusb"; 833fab7a039SJC Kuo status = "disabled"; 834fab7a039SJC Kuo #phy-cells = <0>; 835fab7a039SJC Kuo }; 836fab7a039SJC Kuo }; 837fab7a039SJC Kuo }; 838fab7a039SJC Kuo 839fab7a039SJC Kuo usb3 { 840fab7a039SJC Kuo lanes { 841fab7a039SJC Kuo usb3-0 { 842fab7a039SJC Kuo nvidia,function = "xusb"; 843fab7a039SJC Kuo status = "disabled"; 844fab7a039SJC Kuo #phy-cells = <0>; 845fab7a039SJC Kuo }; 846fab7a039SJC Kuo 847fab7a039SJC Kuo usb3-1 { 848fab7a039SJC Kuo nvidia,function = "xusb"; 849fab7a039SJC Kuo status = "disabled"; 850fab7a039SJC Kuo #phy-cells = <0>; 851fab7a039SJC Kuo }; 852fab7a039SJC Kuo 853fab7a039SJC Kuo usb3-2 { 854fab7a039SJC Kuo nvidia,function = "xusb"; 855fab7a039SJC Kuo status = "disabled"; 856fab7a039SJC Kuo #phy-cells = <0>; 857fab7a039SJC Kuo }; 858fab7a039SJC Kuo 859fab7a039SJC Kuo usb3-3 { 860fab7a039SJC Kuo nvidia,function = "xusb"; 861fab7a039SJC Kuo status = "disabled"; 862fab7a039SJC Kuo #phy-cells = <0>; 863fab7a039SJC Kuo }; 864fab7a039SJC Kuo }; 865fab7a039SJC Kuo }; 866fab7a039SJC Kuo }; 867fab7a039SJC Kuo 868fab7a039SJC Kuo ports { 869fab7a039SJC Kuo usb2-0 { 870fab7a039SJC Kuo status = "disabled"; 871fab7a039SJC Kuo }; 872fab7a039SJC Kuo 873fab7a039SJC Kuo usb2-1 { 874fab7a039SJC Kuo status = "disabled"; 875fab7a039SJC Kuo }; 876fab7a039SJC Kuo 877fab7a039SJC Kuo usb2-2 { 878fab7a039SJC Kuo status = "disabled"; 879fab7a039SJC Kuo }; 880fab7a039SJC Kuo 881fab7a039SJC Kuo usb2-3 { 882fab7a039SJC Kuo status = "disabled"; 883fab7a039SJC Kuo }; 884fab7a039SJC Kuo 885fab7a039SJC Kuo usb3-0 { 886fab7a039SJC Kuo status = "disabled"; 887fab7a039SJC Kuo }; 888fab7a039SJC Kuo 889fab7a039SJC Kuo usb3-1 { 890fab7a039SJC Kuo status = "disabled"; 891fab7a039SJC Kuo }; 892fab7a039SJC Kuo 893fab7a039SJC Kuo usb3-2 { 894fab7a039SJC Kuo status = "disabled"; 895fab7a039SJC Kuo }; 896fab7a039SJC Kuo 897fab7a039SJC Kuo usb3-3 { 898fab7a039SJC Kuo status = "disabled"; 899fab7a039SJC Kuo }; 900fab7a039SJC Kuo }; 901fab7a039SJC Kuo }; 902fab7a039SJC Kuo 903bc8788b2SNagarjuna Kristam usb@3550000 { 904bc8788b2SNagarjuna Kristam compatible = "nvidia,tegra194-xudc"; 905bc8788b2SNagarjuna Kristam reg = <0x03550000 0x8000>, 906bc8788b2SNagarjuna Kristam <0x03558000 0x1000>; 907bc8788b2SNagarjuna Kristam reg-names = "base", "fpci"; 908bc8788b2SNagarjuna Kristam interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>; 909bc8788b2SNagarjuna Kristam clocks = <&bpmp TEGRA194_CLK_XUSB_CORE_DEV>, 910bc8788b2SNagarjuna Kristam <&bpmp TEGRA194_CLK_XUSB_CORE_SS>, 911bc8788b2SNagarjuna Kristam <&bpmp TEGRA194_CLK_XUSB_SS>, 912bc8788b2SNagarjuna Kristam <&bpmp TEGRA194_CLK_XUSB_FS>; 913bc8788b2SNagarjuna Kristam clock-names = "dev", "ss", "ss_src", "fs_src"; 914bc8788b2SNagarjuna Kristam power-domains = <&bpmp TEGRA194_POWER_DOMAIN_XUSBB>, 915bc8788b2SNagarjuna Kristam <&bpmp TEGRA194_POWER_DOMAIN_XUSBA>; 916bc8788b2SNagarjuna Kristam power-domain-names = "dev", "ss"; 917bc8788b2SNagarjuna Kristam nvidia,xusb-padctl = <&xusb_padctl>; 918bc8788b2SNagarjuna Kristam status = "disabled"; 919bc8788b2SNagarjuna Kristam }; 920bc8788b2SNagarjuna Kristam 921fab7a039SJC Kuo usb@3610000 { 922fab7a039SJC Kuo compatible = "nvidia,tegra194-xusb"; 923fab7a039SJC Kuo reg = <0x03610000 0x40000>, 924fab7a039SJC Kuo <0x03600000 0x10000>; 925fab7a039SJC Kuo reg-names = "hcd", "fpci"; 926fab7a039SJC Kuo 927fab7a039SJC Kuo interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>, 928a5742139SThierry Reding <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>; 929fab7a039SJC Kuo 930fab7a039SJC Kuo clocks = <&bpmp TEGRA194_CLK_XUSB_CORE_HOST>, 931fab7a039SJC Kuo <&bpmp TEGRA194_CLK_XUSB_FALCON>, 932fab7a039SJC Kuo <&bpmp TEGRA194_CLK_XUSB_CORE_SS>, 933fab7a039SJC Kuo <&bpmp TEGRA194_CLK_XUSB_SS>, 934fab7a039SJC Kuo <&bpmp TEGRA194_CLK_CLK_M>, 935fab7a039SJC Kuo <&bpmp TEGRA194_CLK_XUSB_FS>, 936fab7a039SJC Kuo <&bpmp TEGRA194_CLK_UTMIPLL>, 937fab7a039SJC Kuo <&bpmp TEGRA194_CLK_CLK_M>, 938fab7a039SJC Kuo <&bpmp TEGRA194_CLK_PLLE>; 939fab7a039SJC Kuo clock-names = "xusb_host", "xusb_falcon_src", 940fab7a039SJC Kuo "xusb_ss", "xusb_ss_src", "xusb_hs_src", 941fab7a039SJC Kuo "xusb_fs_src", "pll_u_480m", "clk_m", 942fab7a039SJC Kuo "pll_e"; 943fab7a039SJC Kuo 944fab7a039SJC Kuo power-domains = <&bpmp TEGRA194_POWER_DOMAIN_XUSBC>, 945fab7a039SJC Kuo <&bpmp TEGRA194_POWER_DOMAIN_XUSBA>; 946fab7a039SJC Kuo power-domain-names = "xusb_host", "xusb_ss"; 947fab7a039SJC Kuo 948fab7a039SJC Kuo nvidia,xusb-padctl = <&xusb_padctl>; 949fab7a039SJC Kuo status = "disabled"; 950fab7a039SJC Kuo }; 951fab7a039SJC Kuo 95209903c5eSJC Kuo fuse@3820000 { 95309903c5eSJC Kuo compatible = "nvidia,tegra194-efuse"; 95409903c5eSJC Kuo reg = <0x03820000 0x10000>; 95509903c5eSJC Kuo clocks = <&bpmp TEGRA194_CLK_FUSE>; 95609903c5eSJC Kuo clock-names = "fuse"; 95709903c5eSJC Kuo }; 95809903c5eSJC Kuo 9595425fb15SMikko Perttunen gic: interrupt-controller@3881000 { 9605425fb15SMikko Perttunen compatible = "arm,gic-400"; 9615425fb15SMikko Perttunen #interrupt-cells = <3>; 9625425fb15SMikko Perttunen interrupt-controller; 9635425fb15SMikko Perttunen reg = <0x03881000 0x1000>, 9645425fb15SMikko Perttunen <0x03882000 0x2000>, 9655425fb15SMikko Perttunen <0x03884000 0x2000>, 9665425fb15SMikko Perttunen <0x03886000 0x2000>; 9675425fb15SMikko Perttunen interrupts = <GIC_PPI 9 9685425fb15SMikko Perttunen (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; 9695425fb15SMikko Perttunen interrupt-parent = <&gic>; 9705425fb15SMikko Perttunen }; 9715425fb15SMikko Perttunen 972badb80beSThierry Reding cec@3960000 { 973badb80beSThierry Reding compatible = "nvidia,tegra194-cec"; 974badb80beSThierry Reding reg = <0x03960000 0x10000>; 975badb80beSThierry Reding interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>; 976badb80beSThierry Reding clocks = <&bpmp TEGRA194_CLK_CEC>; 977badb80beSThierry Reding clock-names = "cec"; 978badb80beSThierry Reding status = "disabled"; 979badb80beSThierry Reding }; 980badb80beSThierry Reding 9815425fb15SMikko Perttunen hsp_top0: hsp@3c00000 { 982a38570c2SMikko Perttunen compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp"; 9835425fb15SMikko Perttunen reg = <0x03c00000 0xa0000>; 984a38570c2SMikko Perttunen interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>, 985a38570c2SMikko Perttunen <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, 986a38570c2SMikko Perttunen <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, 987a38570c2SMikko Perttunen <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, 988a38570c2SMikko Perttunen <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, 989a38570c2SMikko Perttunen <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, 990a38570c2SMikko Perttunen <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, 991a38570c2SMikko Perttunen <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>, 992a38570c2SMikko Perttunen <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>; 993a38570c2SMikko Perttunen interrupt-names = "doorbell", "shared0", "shared1", "shared2", 994a38570c2SMikko Perttunen "shared3", "shared4", "shared5", "shared6", 995a38570c2SMikko Perttunen "shared7"; 996a38570c2SMikko Perttunen #mbox-cells = <2>; 997a38570c2SMikko Perttunen }; 998a38570c2SMikko Perttunen 9992602c32fSVidya Sagar p2u_hsio_0: phy@3e10000 { 10002602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10012602c32fSVidya Sagar reg = <0x03e10000 0x10000>; 10022602c32fSVidya Sagar reg-names = "ctl"; 10032602c32fSVidya Sagar 10042602c32fSVidya Sagar #phy-cells = <0>; 10052602c32fSVidya Sagar }; 10062602c32fSVidya Sagar 10072602c32fSVidya Sagar p2u_hsio_1: phy@3e20000 { 10082602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10092602c32fSVidya Sagar reg = <0x03e20000 0x10000>; 10102602c32fSVidya Sagar reg-names = "ctl"; 10112602c32fSVidya Sagar 10122602c32fSVidya Sagar #phy-cells = <0>; 10132602c32fSVidya Sagar }; 10142602c32fSVidya Sagar 10152602c32fSVidya Sagar p2u_hsio_2: phy@3e30000 { 10162602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10172602c32fSVidya Sagar reg = <0x03e30000 0x10000>; 10182602c32fSVidya Sagar reg-names = "ctl"; 10192602c32fSVidya Sagar 10202602c32fSVidya Sagar #phy-cells = <0>; 10212602c32fSVidya Sagar }; 10222602c32fSVidya Sagar 10232602c32fSVidya Sagar p2u_hsio_3: phy@3e40000 { 10242602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10252602c32fSVidya Sagar reg = <0x03e40000 0x10000>; 10262602c32fSVidya Sagar reg-names = "ctl"; 10272602c32fSVidya Sagar 10282602c32fSVidya Sagar #phy-cells = <0>; 10292602c32fSVidya Sagar }; 10302602c32fSVidya Sagar 10312602c32fSVidya Sagar p2u_hsio_4: phy@3e50000 { 10322602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10332602c32fSVidya Sagar reg = <0x03e50000 0x10000>; 10342602c32fSVidya Sagar reg-names = "ctl"; 10352602c32fSVidya Sagar 10362602c32fSVidya Sagar #phy-cells = <0>; 10372602c32fSVidya Sagar }; 10382602c32fSVidya Sagar 10392602c32fSVidya Sagar p2u_hsio_5: phy@3e60000 { 10402602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10412602c32fSVidya Sagar reg = <0x03e60000 0x10000>; 10422602c32fSVidya Sagar reg-names = "ctl"; 10432602c32fSVidya Sagar 10442602c32fSVidya Sagar #phy-cells = <0>; 10452602c32fSVidya Sagar }; 10462602c32fSVidya Sagar 10472602c32fSVidya Sagar p2u_hsio_6: phy@3e70000 { 10482602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10492602c32fSVidya Sagar reg = <0x03e70000 0x10000>; 10502602c32fSVidya Sagar reg-names = "ctl"; 10512602c32fSVidya Sagar 10522602c32fSVidya Sagar #phy-cells = <0>; 10532602c32fSVidya Sagar }; 10542602c32fSVidya Sagar 10552602c32fSVidya Sagar p2u_hsio_7: phy@3e80000 { 10562602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10572602c32fSVidya Sagar reg = <0x03e80000 0x10000>; 10582602c32fSVidya Sagar reg-names = "ctl"; 10592602c32fSVidya Sagar 10602602c32fSVidya Sagar #phy-cells = <0>; 10612602c32fSVidya Sagar }; 10622602c32fSVidya Sagar 10632602c32fSVidya Sagar p2u_hsio_8: phy@3e90000 { 10642602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10652602c32fSVidya Sagar reg = <0x03e90000 0x10000>; 10662602c32fSVidya Sagar reg-names = "ctl"; 10672602c32fSVidya Sagar 10682602c32fSVidya Sagar #phy-cells = <0>; 10692602c32fSVidya Sagar }; 10702602c32fSVidya Sagar 10712602c32fSVidya Sagar p2u_hsio_9: phy@3ea0000 { 10722602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10732602c32fSVidya Sagar reg = <0x03ea0000 0x10000>; 10742602c32fSVidya Sagar reg-names = "ctl"; 10752602c32fSVidya Sagar 10762602c32fSVidya Sagar #phy-cells = <0>; 10772602c32fSVidya Sagar }; 10782602c32fSVidya Sagar 10792602c32fSVidya Sagar p2u_nvhs_0: phy@3eb0000 { 10802602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10812602c32fSVidya Sagar reg = <0x03eb0000 0x10000>; 10822602c32fSVidya Sagar reg-names = "ctl"; 10832602c32fSVidya Sagar 10842602c32fSVidya Sagar #phy-cells = <0>; 10852602c32fSVidya Sagar }; 10862602c32fSVidya Sagar 10872602c32fSVidya Sagar p2u_nvhs_1: phy@3ec0000 { 10882602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10892602c32fSVidya Sagar reg = <0x03ec0000 0x10000>; 10902602c32fSVidya Sagar reg-names = "ctl"; 10912602c32fSVidya Sagar 10922602c32fSVidya Sagar #phy-cells = <0>; 10932602c32fSVidya Sagar }; 10942602c32fSVidya Sagar 10952602c32fSVidya Sagar p2u_nvhs_2: phy@3ed0000 { 10962602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 10972602c32fSVidya Sagar reg = <0x03ed0000 0x10000>; 10982602c32fSVidya Sagar reg-names = "ctl"; 10992602c32fSVidya Sagar 11002602c32fSVidya Sagar #phy-cells = <0>; 11012602c32fSVidya Sagar }; 11022602c32fSVidya Sagar 11032602c32fSVidya Sagar p2u_nvhs_3: phy@3ee0000 { 11042602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11052602c32fSVidya Sagar reg = <0x03ee0000 0x10000>; 11062602c32fSVidya Sagar reg-names = "ctl"; 11072602c32fSVidya Sagar 11082602c32fSVidya Sagar #phy-cells = <0>; 11092602c32fSVidya Sagar }; 11102602c32fSVidya Sagar 11112602c32fSVidya Sagar p2u_nvhs_4: phy@3ef0000 { 11122602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11132602c32fSVidya Sagar reg = <0x03ef0000 0x10000>; 11142602c32fSVidya Sagar reg-names = "ctl"; 11152602c32fSVidya Sagar 11162602c32fSVidya Sagar #phy-cells = <0>; 11172602c32fSVidya Sagar }; 11182602c32fSVidya Sagar 11192602c32fSVidya Sagar p2u_nvhs_5: phy@3f00000 { 11202602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11212602c32fSVidya Sagar reg = <0x03f00000 0x10000>; 11222602c32fSVidya Sagar reg-names = "ctl"; 11232602c32fSVidya Sagar 11242602c32fSVidya Sagar #phy-cells = <0>; 11252602c32fSVidya Sagar }; 11262602c32fSVidya Sagar 11272602c32fSVidya Sagar p2u_nvhs_6: phy@3f10000 { 11282602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11292602c32fSVidya Sagar reg = <0x03f10000 0x10000>; 11302602c32fSVidya Sagar reg-names = "ctl"; 11312602c32fSVidya Sagar 11322602c32fSVidya Sagar #phy-cells = <0>; 11332602c32fSVidya Sagar }; 11342602c32fSVidya Sagar 11352602c32fSVidya Sagar p2u_nvhs_7: phy@3f20000 { 11362602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11372602c32fSVidya Sagar reg = <0x03f20000 0x10000>; 11382602c32fSVidya Sagar reg-names = "ctl"; 11392602c32fSVidya Sagar 11402602c32fSVidya Sagar #phy-cells = <0>; 11412602c32fSVidya Sagar }; 11422602c32fSVidya Sagar 11432602c32fSVidya Sagar p2u_hsio_10: phy@3f30000 { 11442602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11452602c32fSVidya Sagar reg = <0x03f30000 0x10000>; 11462602c32fSVidya Sagar reg-names = "ctl"; 11472602c32fSVidya Sagar 11482602c32fSVidya Sagar #phy-cells = <0>; 11492602c32fSVidya Sagar }; 11502602c32fSVidya Sagar 11512602c32fSVidya Sagar p2u_hsio_11: phy@3f40000 { 11522602c32fSVidya Sagar compatible = "nvidia,tegra194-p2u"; 11532602c32fSVidya Sagar reg = <0x03f40000 0x10000>; 11542602c32fSVidya Sagar reg-names = "ctl"; 11552602c32fSVidya Sagar 11562602c32fSVidya Sagar #phy-cells = <0>; 11572602c32fSVidya Sagar }; 11582602c32fSVidya Sagar 1159a38570c2SMikko Perttunen hsp_aon: hsp@c150000 { 1160a38570c2SMikko Perttunen compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp"; 1161a38570c2SMikko Perttunen reg = <0x0c150000 0xa0000>; 1162a38570c2SMikko Perttunen interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, 1163a38570c2SMikko Perttunen <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, 1164a38570c2SMikko Perttunen <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, 1165a38570c2SMikko Perttunen <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>; 1166a38570c2SMikko Perttunen /* 1167a38570c2SMikko Perttunen * Shared interrupt 0 is routed only to AON/SPE, so 1168a38570c2SMikko Perttunen * we only have 4 shared interrupts for the CCPLEX. 1169a38570c2SMikko Perttunen */ 1170a38570c2SMikko Perttunen interrupt-names = "shared1", "shared2", "shared3", "shared4"; 11715425fb15SMikko Perttunen #mbox-cells = <2>; 11725425fb15SMikko Perttunen }; 11735425fb15SMikko Perttunen 11745425fb15SMikko Perttunen gen2_i2c: i2c@c240000 { 1175d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 11765425fb15SMikko Perttunen reg = <0x0c240000 0x10000>; 11775425fb15SMikko Perttunen interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>; 11785425fb15SMikko Perttunen #address-cells = <1>; 11795425fb15SMikko Perttunen #size-cells = <0>; 11805425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C2>; 11815425fb15SMikko Perttunen clock-names = "div-clk"; 11825425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C2>; 11835425fb15SMikko Perttunen reset-names = "i2c"; 11845425fb15SMikko Perttunen status = "disabled"; 11855425fb15SMikko Perttunen }; 11865425fb15SMikko Perttunen 11875425fb15SMikko Perttunen gen8_i2c: i2c@c250000 { 1188d9fd2244SThierry Reding compatible = "nvidia,tegra194-i2c"; 11895425fb15SMikko Perttunen reg = <0x0c250000 0x10000>; 11905425fb15SMikko Perttunen interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>; 11915425fb15SMikko Perttunen #address-cells = <1>; 11925425fb15SMikko Perttunen #size-cells = <0>; 11935425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_I2C8>; 11945425fb15SMikko Perttunen clock-names = "div-clk"; 11955425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_I2C8>; 11965425fb15SMikko Perttunen reset-names = "i2c"; 11975425fb15SMikko Perttunen status = "disabled"; 11985425fb15SMikko Perttunen }; 11995425fb15SMikko Perttunen 12005425fb15SMikko Perttunen uartc: serial@c280000 { 12015425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 12025425fb15SMikko Perttunen reg = <0x0c280000 0x40>; 12035425fb15SMikko Perttunen reg-shift = <2>; 12045425fb15SMikko Perttunen interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>; 12055425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTC>; 12065425fb15SMikko Perttunen clock-names = "serial"; 12075425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTC>; 12085425fb15SMikko Perttunen reset-names = "serial"; 12095425fb15SMikko Perttunen status = "disabled"; 12105425fb15SMikko Perttunen }; 12115425fb15SMikko Perttunen 12125425fb15SMikko Perttunen uartg: serial@c290000 { 12135425fb15SMikko Perttunen compatible = "nvidia,tegra194-uart", "nvidia,tegra20-uart"; 12145425fb15SMikko Perttunen reg = <0x0c290000 0x40>; 12155425fb15SMikko Perttunen reg-shift = <2>; 12165425fb15SMikko Perttunen interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>; 12175425fb15SMikko Perttunen clocks = <&bpmp TEGRA194_CLK_UARTG>; 12185425fb15SMikko Perttunen clock-names = "serial"; 12195425fb15SMikko Perttunen resets = <&bpmp TEGRA194_RESET_UARTG>; 12205425fb15SMikko Perttunen reset-names = "serial"; 12215425fb15SMikko Perttunen status = "disabled"; 12225425fb15SMikko Perttunen }; 12235425fb15SMikko Perttunen 122437e5a31dSThierry Reding rtc: rtc@c2a0000 { 122537e5a31dSThierry Reding compatible = "nvidia,tegra194-rtc", "nvidia,tegra20-rtc"; 122637e5a31dSThierry Reding reg = <0x0c2a0000 0x10000>; 122737e5a31dSThierry Reding interrupt-parent = <&pmc>; 122837e5a31dSThierry Reding interrupts = <73 IRQ_TYPE_LEVEL_HIGH>; 122937e5a31dSThierry Reding clocks = <&bpmp TEGRA194_CLK_CLK_32K>; 123037e5a31dSThierry Reding clock-names = "rtc"; 123137e5a31dSThierry Reding status = "disabled"; 123237e5a31dSThierry Reding }; 123337e5a31dSThierry Reding 12344d286331SThierry Reding gpio_aon: gpio@c2f0000 { 12354d286331SThierry Reding compatible = "nvidia,tegra194-gpio-aon"; 12364d286331SThierry Reding reg-names = "security", "gpio"; 12374d286331SThierry Reding reg = <0xc2f0000 0x1000>, 12384d286331SThierry Reding <0xc2f1000 0x1000>; 123975b5608aSThierry Reding interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>; 12404d286331SThierry Reding gpio-controller; 12414d286331SThierry Reding #gpio-cells = <2>; 12424d286331SThierry Reding interrupt-controller; 12434d286331SThierry Reding #interrupt-cells = <2>; 12444d286331SThierry Reding }; 12454d286331SThierry Reding 12466a574ec7SThierry Reding pwm4: pwm@c340000 { 12476a574ec7SThierry Reding compatible = "nvidia,tegra194-pwm", 12486a574ec7SThierry Reding "nvidia,tegra186-pwm"; 12496a574ec7SThierry Reding reg = <0xc340000 0x10000>; 12506a574ec7SThierry Reding clocks = <&bpmp TEGRA194_CLK_PWM4>; 12516a574ec7SThierry Reding clock-names = "pwm"; 12526a574ec7SThierry Reding resets = <&bpmp TEGRA194_RESET_PWM4>; 12536a574ec7SThierry Reding reset-names = "pwm"; 12546a574ec7SThierry Reding status = "disabled"; 12556a574ec7SThierry Reding #pwm-cells = <2>; 12566a574ec7SThierry Reding }; 12576a574ec7SThierry Reding 125838ecf1e5SThierry Reding pmc: pmc@c360000 { 12595425fb15SMikko Perttunen compatible = "nvidia,tegra194-pmc"; 12605425fb15SMikko Perttunen reg = <0x0c360000 0x10000>, 12615425fb15SMikko Perttunen <0x0c370000 0x10000>, 12625425fb15SMikko Perttunen <0x0c380000 0x10000>, 12635425fb15SMikko Perttunen <0x0c390000 0x10000>, 12645425fb15SMikko Perttunen <0x0c3a0000 0x10000>; 12655425fb15SMikko Perttunen reg-names = "pmc", "wake", "aotag", "scratch", "misc"; 126638ecf1e5SThierry Reding 126738ecf1e5SThierry Reding #interrupt-cells = <2>; 126838ecf1e5SThierry Reding interrupt-controller; 12695425fb15SMikko Perttunen }; 12703db6d3baSThierry Reding 12713db6d3baSThierry Reding host1x@13e00000 { 1272ef126bc4SThierry Reding compatible = "nvidia,tegra194-host1x"; 12733db6d3baSThierry Reding reg = <0x13e00000 0x10000>, 12743db6d3baSThierry Reding <0x13e10000 0x10000>; 12753db6d3baSThierry Reding reg-names = "hypervisor", "vm"; 12763db6d3baSThierry Reding interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>, 12773db6d3baSThierry Reding <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>; 1278052d3f65SThierry Reding interrupt-names = "syncpt", "host1x"; 12793db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_HOST1X>; 12803db6d3baSThierry Reding clock-names = "host1x"; 12813db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_HOST1X>; 12823db6d3baSThierry Reding reset-names = "host1x"; 12833db6d3baSThierry Reding 12843db6d3baSThierry Reding #address-cells = <1>; 12853db6d3baSThierry Reding #size-cells = <1>; 12863db6d3baSThierry Reding 12873db6d3baSThierry Reding ranges = <0x15000000 0x15000000 0x01000000>; 1288d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_HOST1XDMAR &emc>; 1289d5237c7cSThierry Reding interconnect-names = "dma-mem"; 12903db6d3baSThierry Reding 12913db6d3baSThierry Reding display-hub@15200000 { 1292aa342b53SThierry Reding compatible = "nvidia,tegra194-display"; 1293611a1c69SThierry Reding reg = <0x15200000 0x00040000>; 12943db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_NVDISPLAY0_MISC>, 12953db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP0>, 12963db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP1>, 12973db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP2>, 12983db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP3>, 12993db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP4>, 13003db6d3baSThierry Reding <&bpmp TEGRA194_RESET_NVDISPLAY0_WGRP5>; 13013db6d3baSThierry Reding reset-names = "misc", "wgrp0", "wgrp1", "wgrp2", 13023db6d3baSThierry Reding "wgrp3", "wgrp4", "wgrp5"; 13033db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_NVDISPLAY_DISP>, 13043db6d3baSThierry Reding <&bpmp TEGRA194_CLK_NVDISPLAYHUB>; 13053db6d3baSThierry Reding clock-names = "disp", "hub"; 13063db6d3baSThierry Reding status = "disabled"; 13073db6d3baSThierry Reding 13083db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 13093db6d3baSThierry Reding 13103db6d3baSThierry Reding #address-cells = <1>; 13113db6d3baSThierry Reding #size-cells = <1>; 13123db6d3baSThierry Reding 13133db6d3baSThierry Reding ranges = <0x15200000 0x15200000 0x40000>; 13143db6d3baSThierry Reding 13153db6d3baSThierry Reding display@15200000 { 13163db6d3baSThierry Reding compatible = "nvidia,tegra194-dc"; 13173db6d3baSThierry Reding reg = <0x15200000 0x10000>; 13183db6d3baSThierry Reding interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; 13193db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_NVDISPLAY_P0>; 13203db6d3baSThierry Reding clock-names = "dc"; 13213db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_NVDISPLAY0_HEAD0>; 13223db6d3baSThierry Reding reset-names = "dc"; 13233db6d3baSThierry Reding 13243db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 1325d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>, 1326d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR1 &emc>; 1327d5237c7cSThierry Reding interconnect-names = "dma-mem", "read-1"; 13283db6d3baSThierry Reding 13293db6d3baSThierry Reding nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>; 13303db6d3baSThierry Reding nvidia,head = <0>; 13313db6d3baSThierry Reding }; 13323db6d3baSThierry Reding 13333db6d3baSThierry Reding display@15210000 { 13343db6d3baSThierry Reding compatible = "nvidia,tegra194-dc"; 13353db6d3baSThierry Reding reg = <0x15210000 0x10000>; 13363db6d3baSThierry Reding interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; 13373db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_NVDISPLAY_P1>; 13383db6d3baSThierry Reding clock-names = "dc"; 13393db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_NVDISPLAY0_HEAD1>; 13403db6d3baSThierry Reding reset-names = "dc"; 13413db6d3baSThierry Reding 13423db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISPB>; 1343d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>, 1344d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR1 &emc>; 1345d5237c7cSThierry Reding interconnect-names = "dma-mem", "read-1"; 13463db6d3baSThierry Reding 13473db6d3baSThierry Reding nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>; 13483db6d3baSThierry Reding nvidia,head = <1>; 13493db6d3baSThierry Reding }; 13503db6d3baSThierry Reding 13513db6d3baSThierry Reding display@15220000 { 13523db6d3baSThierry Reding compatible = "nvidia,tegra194-dc"; 13533db6d3baSThierry Reding reg = <0x15220000 0x10000>; 13543db6d3baSThierry Reding interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; 13553db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_NVDISPLAY_P2>; 13563db6d3baSThierry Reding clock-names = "dc"; 13573db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_NVDISPLAY0_HEAD2>; 13583db6d3baSThierry Reding reset-names = "dc"; 13593db6d3baSThierry Reding 13603db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISPC>; 1361d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>, 1362d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR1 &emc>; 1363d5237c7cSThierry Reding interconnect-names = "dma-mem", "read-1"; 13643db6d3baSThierry Reding 13653db6d3baSThierry Reding nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>; 13663db6d3baSThierry Reding nvidia,head = <2>; 13673db6d3baSThierry Reding }; 13683db6d3baSThierry Reding 13693db6d3baSThierry Reding display@15230000 { 13703db6d3baSThierry Reding compatible = "nvidia,tegra194-dc"; 13713db6d3baSThierry Reding reg = <0x15230000 0x10000>; 13723db6d3baSThierry Reding interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>; 13733db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_NVDISPLAY_P3>; 13743db6d3baSThierry Reding clock-names = "dc"; 13753db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_NVDISPLAY0_HEAD3>; 13763db6d3baSThierry Reding reset-names = "dc"; 13773db6d3baSThierry Reding 13783db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISPC>; 1379d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR &emc>, 1380d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVDISPLAYR1 &emc>; 1381d5237c7cSThierry Reding interconnect-names = "dma-mem", "read-1"; 13823db6d3baSThierry Reding 13833db6d3baSThierry Reding nvidia,outputs = <&sor0 &sor1 &sor2 &sor3>; 13843db6d3baSThierry Reding nvidia,head = <3>; 13853db6d3baSThierry Reding }; 13863db6d3baSThierry Reding }; 13873db6d3baSThierry Reding 13888d424ec2SThierry Reding vic@15340000 { 13898d424ec2SThierry Reding compatible = "nvidia,tegra194-vic"; 13908d424ec2SThierry Reding reg = <0x15340000 0x00040000>; 13918d424ec2SThierry Reding interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>; 13928d424ec2SThierry Reding clocks = <&bpmp TEGRA194_CLK_VIC>; 13938d424ec2SThierry Reding clock-names = "vic"; 13948d424ec2SThierry Reding resets = <&bpmp TEGRA194_RESET_VIC>; 13958d424ec2SThierry Reding reset-names = "vic"; 13968d424ec2SThierry Reding 13978d424ec2SThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_VIC>; 1398d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_VICSRD &emc>, 1399d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_VICSWR &emc>; 1400d5237c7cSThierry Reding interconnect-names = "dma-mem", "write"; 14018d424ec2SThierry Reding }; 14028d424ec2SThierry Reding 14033db6d3baSThierry Reding dpaux0: dpaux@155c0000 { 14043db6d3baSThierry Reding compatible = "nvidia,tegra194-dpaux"; 14053db6d3baSThierry Reding reg = <0x155c0000 0x10000>; 14063db6d3baSThierry Reding interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>; 14073db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_DPAUX>, 14083db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>; 14093db6d3baSThierry Reding clock-names = "dpaux", "parent"; 14103db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_DPAUX>; 14113db6d3baSThierry Reding reset-names = "dpaux"; 14123db6d3baSThierry Reding status = "disabled"; 14133db6d3baSThierry Reding 14143db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 14153db6d3baSThierry Reding 14163db6d3baSThierry Reding state_dpaux0_aux: pinmux-aux { 14173db6d3baSThierry Reding groups = "dpaux-io"; 14183db6d3baSThierry Reding function = "aux"; 14193db6d3baSThierry Reding }; 14203db6d3baSThierry Reding 14213db6d3baSThierry Reding state_dpaux0_i2c: pinmux-i2c { 14223db6d3baSThierry Reding groups = "dpaux-io"; 14233db6d3baSThierry Reding function = "i2c"; 14243db6d3baSThierry Reding }; 14253db6d3baSThierry Reding 14263db6d3baSThierry Reding state_dpaux0_off: pinmux-off { 14273db6d3baSThierry Reding groups = "dpaux-io"; 14283db6d3baSThierry Reding function = "off"; 14293db6d3baSThierry Reding }; 14303db6d3baSThierry Reding 14313db6d3baSThierry Reding i2c-bus { 14323db6d3baSThierry Reding #address-cells = <1>; 14333db6d3baSThierry Reding #size-cells = <0>; 14343db6d3baSThierry Reding }; 14353db6d3baSThierry Reding }; 14363db6d3baSThierry Reding 14373db6d3baSThierry Reding dpaux1: dpaux@155d0000 { 14383db6d3baSThierry Reding compatible = "nvidia,tegra194-dpaux"; 14393db6d3baSThierry Reding reg = <0x155d0000 0x10000>; 14403db6d3baSThierry Reding interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>; 14413db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_DPAUX1>, 14423db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>; 14433db6d3baSThierry Reding clock-names = "dpaux", "parent"; 14443db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_DPAUX1>; 14453db6d3baSThierry Reding reset-names = "dpaux"; 14463db6d3baSThierry Reding status = "disabled"; 14473db6d3baSThierry Reding 14483db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 14493db6d3baSThierry Reding 14503db6d3baSThierry Reding state_dpaux1_aux: pinmux-aux { 14513db6d3baSThierry Reding groups = "dpaux-io"; 14523db6d3baSThierry Reding function = "aux"; 14533db6d3baSThierry Reding }; 14543db6d3baSThierry Reding 14553db6d3baSThierry Reding state_dpaux1_i2c: pinmux-i2c { 14563db6d3baSThierry Reding groups = "dpaux-io"; 14573db6d3baSThierry Reding function = "i2c"; 14583db6d3baSThierry Reding }; 14593db6d3baSThierry Reding 14603db6d3baSThierry Reding state_dpaux1_off: pinmux-off { 14613db6d3baSThierry Reding groups = "dpaux-io"; 14623db6d3baSThierry Reding function = "off"; 14633db6d3baSThierry Reding }; 14643db6d3baSThierry Reding 14653db6d3baSThierry Reding i2c-bus { 14663db6d3baSThierry Reding #address-cells = <1>; 14673db6d3baSThierry Reding #size-cells = <0>; 14683db6d3baSThierry Reding }; 14693db6d3baSThierry Reding }; 14703db6d3baSThierry Reding 14713db6d3baSThierry Reding dpaux2: dpaux@155e0000 { 14723db6d3baSThierry Reding compatible = "nvidia,tegra194-dpaux"; 14733db6d3baSThierry Reding reg = <0x155e0000 0x10000>; 14743db6d3baSThierry Reding interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>; 14753db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_DPAUX2>, 14763db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>; 14773db6d3baSThierry Reding clock-names = "dpaux", "parent"; 14783db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_DPAUX2>; 14793db6d3baSThierry Reding reset-names = "dpaux"; 14803db6d3baSThierry Reding status = "disabled"; 14813db6d3baSThierry Reding 14823db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 14833db6d3baSThierry Reding 14843db6d3baSThierry Reding state_dpaux2_aux: pinmux-aux { 14853db6d3baSThierry Reding groups = "dpaux-io"; 14863db6d3baSThierry Reding function = "aux"; 14873db6d3baSThierry Reding }; 14883db6d3baSThierry Reding 14893db6d3baSThierry Reding state_dpaux2_i2c: pinmux-i2c { 14903db6d3baSThierry Reding groups = "dpaux-io"; 14913db6d3baSThierry Reding function = "i2c"; 14923db6d3baSThierry Reding }; 14933db6d3baSThierry Reding 14943db6d3baSThierry Reding state_dpaux2_off: pinmux-off { 14953db6d3baSThierry Reding groups = "dpaux-io"; 14963db6d3baSThierry Reding function = "off"; 14973db6d3baSThierry Reding }; 14983db6d3baSThierry Reding 14993db6d3baSThierry Reding i2c-bus { 15003db6d3baSThierry Reding #address-cells = <1>; 15013db6d3baSThierry Reding #size-cells = <0>; 15023db6d3baSThierry Reding }; 15033db6d3baSThierry Reding }; 15043db6d3baSThierry Reding 15053db6d3baSThierry Reding dpaux3: dpaux@155f0000 { 15063db6d3baSThierry Reding compatible = "nvidia,tegra194-dpaux"; 15073db6d3baSThierry Reding reg = <0x155f0000 0x10000>; 15083db6d3baSThierry Reding interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>; 15093db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_DPAUX3>, 15103db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>; 15113db6d3baSThierry Reding clock-names = "dpaux", "parent"; 15123db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_DPAUX3>; 15133db6d3baSThierry Reding reset-names = "dpaux"; 15143db6d3baSThierry Reding status = "disabled"; 15153db6d3baSThierry Reding 15163db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 15173db6d3baSThierry Reding 15183db6d3baSThierry Reding state_dpaux3_aux: pinmux-aux { 15193db6d3baSThierry Reding groups = "dpaux-io"; 15203db6d3baSThierry Reding function = "aux"; 15213db6d3baSThierry Reding }; 15223db6d3baSThierry Reding 15233db6d3baSThierry Reding state_dpaux3_i2c: pinmux-i2c { 15243db6d3baSThierry Reding groups = "dpaux-io"; 15253db6d3baSThierry Reding function = "i2c"; 15263db6d3baSThierry Reding }; 15273db6d3baSThierry Reding 15283db6d3baSThierry Reding state_dpaux3_off: pinmux-off { 15293db6d3baSThierry Reding groups = "dpaux-io"; 15303db6d3baSThierry Reding function = "off"; 15313db6d3baSThierry Reding }; 15323db6d3baSThierry Reding 15333db6d3baSThierry Reding i2c-bus { 15343db6d3baSThierry Reding #address-cells = <1>; 15353db6d3baSThierry Reding #size-cells = <0>; 15363db6d3baSThierry Reding }; 15373db6d3baSThierry Reding }; 15383db6d3baSThierry Reding 15393db6d3baSThierry Reding sor0: sor@15b00000 { 15403db6d3baSThierry Reding compatible = "nvidia,tegra194-sor"; 15413db6d3baSThierry Reding reg = <0x15b00000 0x40000>; 15423db6d3baSThierry Reding interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>; 15433db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_SOR0_REF>, 15443db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR0_OUT>, 15453db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLD>, 15463db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>, 15473db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR_SAFE>, 15483db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR0_PAD_CLKOUT>; 15493db6d3baSThierry Reding clock-names = "sor", "out", "parent", "dp", "safe", 15503db6d3baSThierry Reding "pad"; 15513db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_SOR0>; 15523db6d3baSThierry Reding reset-names = "sor"; 15533db6d3baSThierry Reding pinctrl-0 = <&state_dpaux0_aux>; 15543db6d3baSThierry Reding pinctrl-1 = <&state_dpaux0_i2c>; 15553db6d3baSThierry Reding pinctrl-2 = <&state_dpaux0_off>; 15563db6d3baSThierry Reding pinctrl-names = "aux", "i2c", "off"; 15573db6d3baSThierry Reding status = "disabled"; 15583db6d3baSThierry Reding 15593db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 15603db6d3baSThierry Reding nvidia,interface = <0>; 15613db6d3baSThierry Reding }; 15623db6d3baSThierry Reding 15633db6d3baSThierry Reding sor1: sor@15b40000 { 15643db6d3baSThierry Reding compatible = "nvidia,tegra194-sor"; 1565939e7430SThierry Reding reg = <0x15b40000 0x40000>; 15663db6d3baSThierry Reding interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>; 15673db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_SOR1_REF>, 15683db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR1_OUT>, 15693db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLD2>, 15703db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>, 15713db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR_SAFE>, 15723db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR1_PAD_CLKOUT>; 15733db6d3baSThierry Reding clock-names = "sor", "out", "parent", "dp", "safe", 15743db6d3baSThierry Reding "pad"; 15753db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_SOR1>; 15763db6d3baSThierry Reding reset-names = "sor"; 15773db6d3baSThierry Reding pinctrl-0 = <&state_dpaux1_aux>; 15783db6d3baSThierry Reding pinctrl-1 = <&state_dpaux1_i2c>; 15793db6d3baSThierry Reding pinctrl-2 = <&state_dpaux1_off>; 15803db6d3baSThierry Reding pinctrl-names = "aux", "i2c", "off"; 15813db6d3baSThierry Reding status = "disabled"; 15823db6d3baSThierry Reding 15833db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 15843db6d3baSThierry Reding nvidia,interface = <1>; 15853db6d3baSThierry Reding }; 15863db6d3baSThierry Reding 15873db6d3baSThierry Reding sor2: sor@15b80000 { 15883db6d3baSThierry Reding compatible = "nvidia,tegra194-sor"; 15893db6d3baSThierry Reding reg = <0x15b80000 0x40000>; 15903db6d3baSThierry Reding interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>; 15913db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_SOR2_REF>, 15923db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR2_OUT>, 15933db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLD3>, 15943db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>, 15953db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR_SAFE>, 15963db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR2_PAD_CLKOUT>; 15973db6d3baSThierry Reding clock-names = "sor", "out", "parent", "dp", "safe", 15983db6d3baSThierry Reding "pad"; 15993db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_SOR2>; 16003db6d3baSThierry Reding reset-names = "sor"; 16013db6d3baSThierry Reding pinctrl-0 = <&state_dpaux2_aux>; 16023db6d3baSThierry Reding pinctrl-1 = <&state_dpaux2_i2c>; 16033db6d3baSThierry Reding pinctrl-2 = <&state_dpaux2_off>; 16043db6d3baSThierry Reding pinctrl-names = "aux", "i2c", "off"; 16053db6d3baSThierry Reding status = "disabled"; 16063db6d3baSThierry Reding 16073db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 16083db6d3baSThierry Reding nvidia,interface = <2>; 16093db6d3baSThierry Reding }; 16103db6d3baSThierry Reding 16113db6d3baSThierry Reding sor3: sor@15bc0000 { 16123db6d3baSThierry Reding compatible = "nvidia,tegra194-sor"; 16133db6d3baSThierry Reding reg = <0x15bc0000 0x40000>; 16143db6d3baSThierry Reding interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>; 16153db6d3baSThierry Reding clocks = <&bpmp TEGRA194_CLK_SOR3_REF>, 16163db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR3_OUT>, 16173db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLD4>, 16183db6d3baSThierry Reding <&bpmp TEGRA194_CLK_PLLDP>, 16193db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR_SAFE>, 16203db6d3baSThierry Reding <&bpmp TEGRA194_CLK_SOR3_PAD_CLKOUT>; 16213db6d3baSThierry Reding clock-names = "sor", "out", "parent", "dp", "safe", 16223db6d3baSThierry Reding "pad"; 16233db6d3baSThierry Reding resets = <&bpmp TEGRA194_RESET_SOR3>; 16243db6d3baSThierry Reding reset-names = "sor"; 16253db6d3baSThierry Reding pinctrl-0 = <&state_dpaux3_aux>; 16263db6d3baSThierry Reding pinctrl-1 = <&state_dpaux3_i2c>; 16273db6d3baSThierry Reding pinctrl-2 = <&state_dpaux3_off>; 16283db6d3baSThierry Reding pinctrl-names = "aux", "i2c", "off"; 16293db6d3baSThierry Reding status = "disabled"; 16303db6d3baSThierry Reding 16313db6d3baSThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>; 16323db6d3baSThierry Reding nvidia,interface = <3>; 16333db6d3baSThierry Reding }; 16343db6d3baSThierry Reding }; 16350f134e39SThierry Reding 16360f134e39SThierry Reding gpu@17000000 { 16370f134e39SThierry Reding compatible = "nvidia,gv11b"; 1638818ae79aSThierry Reding reg = <0x17000000 0x1000000>, 1639818ae79aSThierry Reding <0x18000000 0x1000000>; 16400f134e39SThierry Reding interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>, 16410f134e39SThierry Reding <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; 16420f134e39SThierry Reding interrupt-names = "stall", "nonstall"; 16430f134e39SThierry Reding clocks = <&bpmp TEGRA194_CLK_GPCCLK>, 16440f134e39SThierry Reding <&bpmp TEGRA194_CLK_GPU_PWR>, 16450f134e39SThierry Reding <&bpmp TEGRA194_CLK_FUSE>; 16460f134e39SThierry Reding clock-names = "gpu", "pwr", "fuse"; 16470f134e39SThierry Reding resets = <&bpmp TEGRA194_RESET_GPU>; 16480f134e39SThierry Reding reset-names = "gpu"; 16490f134e39SThierry Reding dma-coherent; 16500f134e39SThierry Reding 16510f134e39SThierry Reding power-domains = <&bpmp TEGRA194_POWER_DOMAIN_GPU>; 16520f134e39SThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_NVL1R &emc>, 16530f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL1RHP &emc>, 16540f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL1W &emc>, 16550f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL2R &emc>, 16560f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL2RHP &emc>, 16570f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL2W &emc>, 16580f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL3R &emc>, 16590f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL3RHP &emc>, 16600f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL3W &emc>, 16610f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL4R &emc>, 16620f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL4RHP &emc>, 16630f134e39SThierry Reding <&mc TEGRA194_MEMORY_CLIENT_NVL4W &emc>; 16640f134e39SThierry Reding interconnect-names = "dma-mem", "read-0-hp", "write-0", 16650f134e39SThierry Reding "read-1", "read-1-hp", "write-1", 16660f134e39SThierry Reding "read-2", "read-2-hp", "write-2", 16670f134e39SThierry Reding "read-3", "read-3-hp", "write-3"; 16680f134e39SThierry Reding }; 16695425fb15SMikko Perttunen }; 16705425fb15SMikko Perttunen 16712602c32fSVidya Sagar pcie@14100000 { 1672f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 16732602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; 1674644c569dSThierry Reding reg = <0x00 0x14100000 0x0 0x00020000>, /* appl registers (128K) */ 1675644c569dSThierry Reding <0x00 0x30000000 0x0 0x00040000>, /* configuration space (256K) */ 1676644c569dSThierry Reding <0x00 0x30040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1677644c569dSThierry Reding <0x00 0x30080000 0x0 0x00040000>; /* DBI reg space (256K) */ 16782602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 16792602c32fSVidya Sagar 16802602c32fSVidya Sagar status = "disabled"; 16812602c32fSVidya Sagar 16822602c32fSVidya Sagar #address-cells = <3>; 16832602c32fSVidya Sagar #size-cells = <2>; 16842602c32fSVidya Sagar device_type = "pci"; 16852602c32fSVidya Sagar num-lanes = <1>; 16862602c32fSVidya Sagar num-viewport = <8>; 16872602c32fSVidya Sagar linux,pci-domain = <1>; 16882602c32fSVidya Sagar 16892602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_1>; 16902602c32fSVidya Sagar clock-names = "core"; 16912602c32fSVidya Sagar 16922602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_1_APB>, 16932602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_1>; 16942602c32fSVidya Sagar reset-names = "apb", "core"; 16952602c32fSVidya Sagar 16962602c32fSVidya Sagar interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 16972602c32fSVidya Sagar <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 16982602c32fSVidya Sagar interrupt-names = "intr", "msi"; 16992602c32fSVidya Sagar 17002602c32fSVidya Sagar #interrupt-cells = <1>; 17012602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 17022602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>; 17032602c32fSVidya Sagar 17042602c32fSVidya Sagar nvidia,bpmp = <&bpmp 1>; 17052602c32fSVidya Sagar 17062602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 17072602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 17082602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 17092602c32fSVidya Sagar 17102602c32fSVidya Sagar bus-range = <0x0 0xff>; 1711d5237c7cSThierry Reding 17128a565952SVidya Sagar ranges = <0x43000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000>, /* prefetchable memory (768 MiB) */ 17138a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x12 0x30000000 0x0 0x0fff0000>, /* non-prefetchable memory (256 MiB - 64 KiB) */ 17148a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x12 0x3fff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1715d5237c7cSThierry Reding 1716d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE1R &emc>, 1717d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE1W &emc>; 1718d5237c7cSThierry Reding interconnect-names = "read", "write"; 17192602c32fSVidya Sagar }; 17202602c32fSVidya Sagar 17212602c32fSVidya Sagar pcie@14120000 { 1722f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 17232602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; 1724644c569dSThierry Reding reg = <0x00 0x14120000 0x0 0x00020000>, /* appl registers (128K) */ 1725644c569dSThierry Reding <0x00 0x32000000 0x0 0x00040000>, /* configuration space (256K) */ 1726644c569dSThierry Reding <0x00 0x32040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1727644c569dSThierry Reding <0x00 0x32080000 0x0 0x00040000>; /* DBI reg space (256K) */ 17282602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 17292602c32fSVidya Sagar 17302602c32fSVidya Sagar status = "disabled"; 17312602c32fSVidya Sagar 17322602c32fSVidya Sagar #address-cells = <3>; 17332602c32fSVidya Sagar #size-cells = <2>; 17342602c32fSVidya Sagar device_type = "pci"; 17352602c32fSVidya Sagar num-lanes = <1>; 17362602c32fSVidya Sagar num-viewport = <8>; 17372602c32fSVidya Sagar linux,pci-domain = <2>; 17382602c32fSVidya Sagar 17392602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_2>; 17402602c32fSVidya Sagar clock-names = "core"; 17412602c32fSVidya Sagar 17422602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_2_APB>, 17432602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_2>; 17442602c32fSVidya Sagar reset-names = "apb", "core"; 17452602c32fSVidya Sagar 17462602c32fSVidya Sagar interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 17472602c32fSVidya Sagar <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 17482602c32fSVidya Sagar interrupt-names = "intr", "msi"; 17492602c32fSVidya Sagar 17502602c32fSVidya Sagar #interrupt-cells = <1>; 17512602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 17522602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>; 17532602c32fSVidya Sagar 17542602c32fSVidya Sagar nvidia,bpmp = <&bpmp 2>; 17552602c32fSVidya Sagar 17562602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 17572602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 17582602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 17592602c32fSVidya Sagar 17602602c32fSVidya Sagar bus-range = <0x0 0xff>; 1761d5237c7cSThierry Reding 17628a565952SVidya Sagar ranges = <0x43000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000>, /* prefetchable memory (768 MiB) */ 17638a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x12 0x70000000 0x0 0x0fff0000>, /* non-prefetchable memory (256 MiB - 64 KiB) */ 17648a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x12 0x7fff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1765d5237c7cSThierry Reding 1766d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE2AR &emc>, 1767d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE2AW &emc>; 1768d5237c7cSThierry Reding interconnect-names = "read", "write"; 17692602c32fSVidya Sagar }; 17702602c32fSVidya Sagar 17712602c32fSVidya Sagar pcie@14140000 { 1772f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 17732602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX1A>; 1774644c569dSThierry Reding reg = <0x00 0x14140000 0x0 0x00020000>, /* appl registers (128K) */ 1775644c569dSThierry Reding <0x00 0x34000000 0x0 0x00040000>, /* configuration space (256K) */ 1776644c569dSThierry Reding <0x00 0x34040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1777644c569dSThierry Reding <0x00 0x34080000 0x0 0x00040000>; /* DBI reg space (256K) */ 17782602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 17792602c32fSVidya Sagar 17802602c32fSVidya Sagar status = "disabled"; 17812602c32fSVidya Sagar 17822602c32fSVidya Sagar #address-cells = <3>; 17832602c32fSVidya Sagar #size-cells = <2>; 17842602c32fSVidya Sagar device_type = "pci"; 17852602c32fSVidya Sagar num-lanes = <1>; 17862602c32fSVidya Sagar num-viewport = <8>; 17872602c32fSVidya Sagar linux,pci-domain = <3>; 17882602c32fSVidya Sagar 17892602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_3>; 17902602c32fSVidya Sagar clock-names = "core"; 17912602c32fSVidya Sagar 17922602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_3_APB>, 17932602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_3>; 17942602c32fSVidya Sagar reset-names = "apb", "core"; 17952602c32fSVidya Sagar 17962602c32fSVidya Sagar interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 17972602c32fSVidya Sagar <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 17982602c32fSVidya Sagar interrupt-names = "intr", "msi"; 17992602c32fSVidya Sagar 18002602c32fSVidya Sagar #interrupt-cells = <1>; 18012602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 18022602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; 18032602c32fSVidya Sagar 18042602c32fSVidya Sagar nvidia,bpmp = <&bpmp 3>; 18052602c32fSVidya Sagar 18062602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 18072602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 18082602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 18092602c32fSVidya Sagar 18102602c32fSVidya Sagar bus-range = <0x0 0xff>; 1811d5237c7cSThierry Reding 18128a565952SVidya Sagar ranges = <0x43000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000>, /* prefetchable memory (768 MiB) */ 18138a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x0fff0000>, /* non-prefetchable memory (256 MiB + 64 KiB) */ 18148a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x12 0xbfff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1815d5237c7cSThierry Reding 1816d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE3R &emc>, 1817d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE3W &emc>; 1818d5237c7cSThierry Reding interconnect-names = "read", "write"; 18192602c32fSVidya Sagar }; 18202602c32fSVidya Sagar 18212602c32fSVidya Sagar pcie@14160000 { 1822f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 18232602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; 1824644c569dSThierry Reding reg = <0x00 0x14160000 0x0 0x00020000>, /* appl registers (128K) */ 1825644c569dSThierry Reding <0x00 0x36000000 0x0 0x00040000>, /* configuration space (256K) */ 1826644c569dSThierry Reding <0x00 0x36040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1827644c569dSThierry Reding <0x00 0x36080000 0x0 0x00040000>; /* DBI reg space (256K) */ 18282602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 18292602c32fSVidya Sagar 18302602c32fSVidya Sagar status = "disabled"; 18312602c32fSVidya Sagar 18322602c32fSVidya Sagar #address-cells = <3>; 18332602c32fSVidya Sagar #size-cells = <2>; 18342602c32fSVidya Sagar device_type = "pci"; 18352602c32fSVidya Sagar num-lanes = <4>; 18362602c32fSVidya Sagar num-viewport = <8>; 18372602c32fSVidya Sagar linux,pci-domain = <4>; 18382602c32fSVidya Sagar 18392602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>; 18402602c32fSVidya Sagar clock-names = "core"; 18412602c32fSVidya Sagar 18422602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, 18432602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_4>; 18442602c32fSVidya Sagar reset-names = "apb", "core"; 18452602c32fSVidya Sagar 18462602c32fSVidya Sagar interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 18472602c32fSVidya Sagar <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 18482602c32fSVidya Sagar interrupt-names = "intr", "msi"; 18492602c32fSVidya Sagar 18502602c32fSVidya Sagar #interrupt-cells = <1>; 18512602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 18522602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; 18532602c32fSVidya Sagar 18542602c32fSVidya Sagar nvidia,bpmp = <&bpmp 4>; 18552602c32fSVidya Sagar 18562602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 18572602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 18582602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 18592602c32fSVidya Sagar 18602602c32fSVidya Sagar bus-range = <0x0 0xff>; 1861d5237c7cSThierry Reding 18628a565952SVidya Sagar ranges = <0x43000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000>, /* prefetchable memory (13 GiB) */ 18638a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x17 0x40000000 0x0 0xbfff0000>, /* non-prefetchable memory (3 GiB - 64 KiB) */ 18648a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x17 0xffff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1865d5237c7cSThierry Reding 1866d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE4R &emc>, 1867d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE4W &emc>; 1868d5237c7cSThierry Reding interconnect-names = "read", "write"; 18692602c32fSVidya Sagar }; 18702602c32fSVidya Sagar 18712602c32fSVidya Sagar pcie@14180000 { 1872f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 18732602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; 1874644c569dSThierry Reding reg = <0x00 0x14180000 0x0 0x00020000>, /* appl registers (128K) */ 1875644c569dSThierry Reding <0x00 0x38000000 0x0 0x00040000>, /* configuration space (256K) */ 1876644c569dSThierry Reding <0x00 0x38040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1877644c569dSThierry Reding <0x00 0x38080000 0x0 0x00040000>; /* DBI reg space (256K) */ 18782602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 18792602c32fSVidya Sagar 18802602c32fSVidya Sagar status = "disabled"; 18812602c32fSVidya Sagar 18822602c32fSVidya Sagar #address-cells = <3>; 18832602c32fSVidya Sagar #size-cells = <2>; 18842602c32fSVidya Sagar device_type = "pci"; 18852602c32fSVidya Sagar num-lanes = <8>; 18862602c32fSVidya Sagar num-viewport = <8>; 18872602c32fSVidya Sagar linux,pci-domain = <0>; 18882602c32fSVidya Sagar 18892602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>; 18902602c32fSVidya Sagar clock-names = "core"; 18912602c32fSVidya Sagar 18922602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, 18932602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_0>; 18942602c32fSVidya Sagar reset-names = "apb", "core"; 18952602c32fSVidya Sagar 18962602c32fSVidya Sagar interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 18972602c32fSVidya Sagar <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 18982602c32fSVidya Sagar interrupt-names = "intr", "msi"; 18992602c32fSVidya Sagar 19002602c32fSVidya Sagar #interrupt-cells = <1>; 19012602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 19022602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; 19032602c32fSVidya Sagar 19042602c32fSVidya Sagar nvidia,bpmp = <&bpmp 0>; 19052602c32fSVidya Sagar 19062602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 19072602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 19082602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 19092602c32fSVidya Sagar 19102602c32fSVidya Sagar bus-range = <0x0 0xff>; 1911d5237c7cSThierry Reding 19128a565952SVidya Sagar ranges = <0x43000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000>, /* prefetchable memory (13 GiB) */ 19138a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xbfff0000>, /* non-prefetchable memory (3 GiB - 64 KiB) */ 19148a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x1b 0xffff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1915d5237c7cSThierry Reding 1916d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE0R &emc>, 1917d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE0W &emc>; 1918d5237c7cSThierry Reding interconnect-names = "read", "write"; 19192602c32fSVidya Sagar }; 19202602c32fSVidya Sagar 19212602c32fSVidya Sagar pcie@141a0000 { 1922f9f711efSJon Hunter compatible = "nvidia,tegra194-pcie"; 19232602c32fSVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; 1924644c569dSThierry Reding reg = <0x00 0x141a0000 0x0 0x00020000>, /* appl registers (128K) */ 1925644c569dSThierry Reding <0x00 0x3a000000 0x0 0x00040000>, /* configuration space (256K) */ 1926644c569dSThierry Reding <0x00 0x3a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1927644c569dSThierry Reding <0x00 0x3a080000 0x0 0x00040000>; /* DBI reg space (256K) */ 19282602c32fSVidya Sagar reg-names = "appl", "config", "atu_dma", "dbi"; 19292602c32fSVidya Sagar 19302602c32fSVidya Sagar status = "disabled"; 19312602c32fSVidya Sagar 19322602c32fSVidya Sagar #address-cells = <3>; 19332602c32fSVidya Sagar #size-cells = <2>; 19342602c32fSVidya Sagar device_type = "pci"; 19352602c32fSVidya Sagar num-lanes = <8>; 19362602c32fSVidya Sagar num-viewport = <8>; 19372602c32fSVidya Sagar linux,pci-domain = <5>; 19382602c32fSVidya Sagar 1939dbb72e2cSVidya Sagar pinctrl-names = "default"; 1940dbb72e2cSVidya Sagar pinctrl-0 = <&pex_rst_c5_out_state>, <&clkreq_c5_bi_dir_state>; 1941dbb72e2cSVidya Sagar 19422602c32fSVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>, 19432602c32fSVidya Sagar <&bpmp TEGRA194_CLK_PEX1_CORE_5M>; 19442602c32fSVidya Sagar clock-names = "core", "core_m"; 19452602c32fSVidya Sagar 19462602c32fSVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, 19472602c32fSVidya Sagar <&bpmp TEGRA194_RESET_PEX1_CORE_5>; 19482602c32fSVidya Sagar reset-names = "apb", "core"; 19492602c32fSVidya Sagar 19502602c32fSVidya Sagar interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>, /* controller interrupt */ 19512602c32fSVidya Sagar <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>; /* MSI interrupt */ 19522602c32fSVidya Sagar interrupt-names = "intr", "msi"; 19532602c32fSVidya Sagar 19542602c32fSVidya Sagar nvidia,bpmp = <&bpmp 5>; 19552602c32fSVidya Sagar 19562602c32fSVidya Sagar #interrupt-cells = <1>; 19572602c32fSVidya Sagar interrupt-map-mask = <0 0 0 0>; 19582602c32fSVidya Sagar interrupt-map = <0 0 0 0 &gic GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; 19592602c32fSVidya Sagar 19602602c32fSVidya Sagar nvidia,aspm-cmrt-us = <60>; 19612602c32fSVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 19622602c32fSVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 19632602c32fSVidya Sagar 19642602c32fSVidya Sagar bus-range = <0x0 0xff>; 1965d5237c7cSThierry Reding 19668a565952SVidya Sagar ranges = <0x43000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000>, /* prefetchable memory (13 GiB) */ 19678a565952SVidya Sagar <0x02000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xbfff0000>, /* non-prefetchable memory (3 GiB - 64 KiB) */ 19688a565952SVidya Sagar <0x01000000 0x0 0x00000000 0x1f 0xffff0000 0x0 0x00010000>; /* downstream I/O (64 KiB) */ 1969d5237c7cSThierry Reding 1970d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_PCIE5R &emc>, 1971d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_PCIE5W &emc>; 1972d5237c7cSThierry Reding interconnect-names = "read", "write"; 19732602c32fSVidya Sagar }; 19742602c32fSVidya Sagar 19750c988b73SVidya Sagar pcie_ep@14160000 { 19760c988b73SVidya Sagar compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; 19770c988b73SVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; 1978644c569dSThierry Reding reg = <0x00 0x14160000 0x0 0x00020000>, /* appl registers (128K) */ 1979644c569dSThierry Reding <0x00 0x36040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 1980644c569dSThierry Reding <0x00 0x36080000 0x0 0x00040000>, /* DBI reg space (256K) */ 1981644c569dSThierry Reding <0x14 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ 19820c988b73SVidya Sagar reg-names = "appl", "atu_dma", "dbi", "addr_space"; 19830c988b73SVidya Sagar 19840c988b73SVidya Sagar status = "disabled"; 19850c988b73SVidya Sagar 19860c988b73SVidya Sagar num-lanes = <4>; 19870c988b73SVidya Sagar num-ib-windows = <2>; 19880c988b73SVidya Sagar num-ob-windows = <8>; 19890c988b73SVidya Sagar 19900c988b73SVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>; 19910c988b73SVidya Sagar clock-names = "core"; 19920c988b73SVidya Sagar 19930c988b73SVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, 19940c988b73SVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_4>; 19950c988b73SVidya Sagar reset-names = "apb", "core"; 19960c988b73SVidya Sagar 19970c988b73SVidya Sagar interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; /* controller interrupt */ 19980c988b73SVidya Sagar interrupt-names = "intr"; 19990c988b73SVidya Sagar 20000c988b73SVidya Sagar nvidia,bpmp = <&bpmp 4>; 20010c988b73SVidya Sagar 20020c988b73SVidya Sagar nvidia,aspm-cmrt-us = <60>; 20030c988b73SVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 20040c988b73SVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 20050c988b73SVidya Sagar }; 20060c988b73SVidya Sagar 20070c988b73SVidya Sagar pcie_ep@14180000 { 20080c988b73SVidya Sagar compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; 20090c988b73SVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; 2010644c569dSThierry Reding reg = <0x00 0x14180000 0x0 0x00020000>, /* appl registers (128K) */ 2011644c569dSThierry Reding <0x00 0x38040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 2012644c569dSThierry Reding <0x00 0x38080000 0x0 0x00040000>, /* DBI reg space (256K) */ 2013644c569dSThierry Reding <0x18 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ 20140c988b73SVidya Sagar reg-names = "appl", "atu_dma", "dbi", "addr_space"; 20150c988b73SVidya Sagar 20160c988b73SVidya Sagar status = "disabled"; 20170c988b73SVidya Sagar 20180c988b73SVidya Sagar num-lanes = <8>; 20190c988b73SVidya Sagar num-ib-windows = <2>; 20200c988b73SVidya Sagar num-ob-windows = <8>; 20210c988b73SVidya Sagar 20220c988b73SVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>; 20230c988b73SVidya Sagar clock-names = "core"; 20240c988b73SVidya Sagar 20250c988b73SVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, 20260c988b73SVidya Sagar <&bpmp TEGRA194_RESET_PEX0_CORE_0>; 20270c988b73SVidya Sagar reset-names = "apb", "core"; 20280c988b73SVidya Sagar 20290c988b73SVidya Sagar interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; /* controller interrupt */ 20300c988b73SVidya Sagar interrupt-names = "intr"; 20310c988b73SVidya Sagar 20320c988b73SVidya Sagar nvidia,bpmp = <&bpmp 0>; 20330c988b73SVidya Sagar 20340c988b73SVidya Sagar nvidia,aspm-cmrt-us = <60>; 20350c988b73SVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 20360c988b73SVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 20370c988b73SVidya Sagar }; 20380c988b73SVidya Sagar 20390c988b73SVidya Sagar pcie_ep@141a0000 { 20400c988b73SVidya Sagar compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; 20410c988b73SVidya Sagar power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; 2042644c569dSThierry Reding reg = <0x00 0x141a0000 0x0 0x00020000>, /* appl registers (128K) */ 2043644c569dSThierry Reding <0x00 0x3a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */ 2044644c569dSThierry Reding <0x00 0x3a080000 0x0 0x00040000>, /* DBI reg space (256K) */ 2045644c569dSThierry Reding <0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ 20460c988b73SVidya Sagar reg-names = "appl", "atu_dma", "dbi", "addr_space"; 20470c988b73SVidya Sagar 20480c988b73SVidya Sagar status = "disabled"; 20490c988b73SVidya Sagar 20500c988b73SVidya Sagar num-lanes = <8>; 20510c988b73SVidya Sagar num-ib-windows = <2>; 20520c988b73SVidya Sagar num-ob-windows = <8>; 20530c988b73SVidya Sagar 20540c988b73SVidya Sagar pinctrl-names = "default"; 20550c988b73SVidya Sagar pinctrl-0 = <&clkreq_c5_bi_dir_state>; 20560c988b73SVidya Sagar 20570c988b73SVidya Sagar clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>; 20580c988b73SVidya Sagar clock-names = "core"; 20590c988b73SVidya Sagar 20600c988b73SVidya Sagar resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, 20610c988b73SVidya Sagar <&bpmp TEGRA194_RESET_PEX1_CORE_5>; 20620c988b73SVidya Sagar reset-names = "apb", "core"; 20630c988b73SVidya Sagar 20640c988b73SVidya Sagar interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; /* controller interrupt */ 20650c988b73SVidya Sagar interrupt-names = "intr"; 20660c988b73SVidya Sagar 20670c988b73SVidya Sagar nvidia,bpmp = <&bpmp 5>; 20680c988b73SVidya Sagar 20690c988b73SVidya Sagar nvidia,aspm-cmrt-us = <60>; 20700c988b73SVidya Sagar nvidia,aspm-pwr-on-t-us = <20>; 20710c988b73SVidya Sagar nvidia,aspm-l0s-entrance-latency-us = <3>; 20720c988b73SVidya Sagar }; 20730c988b73SVidya Sagar 2074e867fe41SThierry Reding sram@40000000 { 20755425fb15SMikko Perttunen compatible = "nvidia,tegra194-sysram", "mmio-sram"; 20765425fb15SMikko Perttunen reg = <0x0 0x40000000 0x0 0x50000>; 20775425fb15SMikko Perttunen #address-cells = <1>; 20785425fb15SMikko Perttunen #size-cells = <1>; 20795425fb15SMikko Perttunen ranges = <0x0 0x0 0x40000000 0x50000>; 20805425fb15SMikko Perttunen 2081e867fe41SThierry Reding cpu_bpmp_tx: sram@4e000 { 20825425fb15SMikko Perttunen reg = <0x4e000 0x1000>; 20835425fb15SMikko Perttunen label = "cpu-bpmp-tx"; 20845425fb15SMikko Perttunen pool; 20855425fb15SMikko Perttunen }; 20865425fb15SMikko Perttunen 2087e867fe41SThierry Reding cpu_bpmp_rx: sram@4f000 { 20885425fb15SMikko Perttunen reg = <0x4f000 0x1000>; 20895425fb15SMikko Perttunen label = "cpu-bpmp-rx"; 20905425fb15SMikko Perttunen pool; 20915425fb15SMikko Perttunen }; 20925425fb15SMikko Perttunen }; 20935425fb15SMikko Perttunen 20945425fb15SMikko Perttunen bpmp: bpmp { 20955425fb15SMikko Perttunen compatible = "nvidia,tegra186-bpmp"; 20965425fb15SMikko Perttunen mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_DB 20975425fb15SMikko Perttunen TEGRA_HSP_DB_MASTER_BPMP>; 20985425fb15SMikko Perttunen shmem = <&cpu_bpmp_tx &cpu_bpmp_rx>; 20995425fb15SMikko Perttunen #clock-cells = <1>; 21005425fb15SMikko Perttunen #reset-cells = <1>; 21015425fb15SMikko Perttunen #power-domain-cells = <1>; 2102d5237c7cSThierry Reding interconnects = <&mc TEGRA194_MEMORY_CLIENT_BPMPR &emc>, 2103d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_BPMPW &emc>, 2104d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_BPMPDMAR &emc>, 2105d5237c7cSThierry Reding <&mc TEGRA194_MEMORY_CLIENT_BPMPDMAW &emc>; 2106d5237c7cSThierry Reding interconnect-names = "read", "write", "dma-mem", "dma-write"; 21075425fb15SMikko Perttunen 21085425fb15SMikko Perttunen bpmp_i2c: i2c { 21095425fb15SMikko Perttunen compatible = "nvidia,tegra186-bpmp-i2c"; 21105425fb15SMikko Perttunen nvidia,bpmp-bus-id = <5>; 21115425fb15SMikko Perttunen #address-cells = <1>; 21125425fb15SMikko Perttunen #size-cells = <0>; 21135425fb15SMikko Perttunen }; 21145425fb15SMikko Perttunen 21155425fb15SMikko Perttunen bpmp_thermal: thermal { 21165425fb15SMikko Perttunen compatible = "nvidia,tegra186-bpmp-thermal"; 21175425fb15SMikko Perttunen #thermal-sensor-cells = <1>; 21185425fb15SMikko Perttunen }; 21195425fb15SMikko Perttunen }; 21205425fb15SMikko Perttunen 21217780a034SMikko Perttunen cpus { 2122d4ff18b8SSumit Gupta compatible = "nvidia,tegra194-ccplex"; 2123d4ff18b8SSumit Gupta nvidia,bpmp = <&bpmp>; 21247780a034SMikko Perttunen #address-cells = <1>; 21257780a034SMikko Perttunen #size-cells = <0>; 21267780a034SMikko Perttunen 2127b45d322cSThierry Reding cpu0_0: cpu@0 { 212831af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21297780a034SMikko Perttunen device_type = "cpu"; 2130b45d322cSThierry Reding reg = <0x000>; 21317780a034SMikko Perttunen enable-method = "psci"; 2132b45d322cSThierry Reding i-cache-size = <131072>; 2133b45d322cSThierry Reding i-cache-line-size = <64>; 2134b45d322cSThierry Reding i-cache-sets = <512>; 2135b45d322cSThierry Reding d-cache-size = <65536>; 2136b45d322cSThierry Reding d-cache-line-size = <64>; 2137b45d322cSThierry Reding d-cache-sets = <256>; 2138b45d322cSThierry Reding next-level-cache = <&l2c_0>; 21397780a034SMikko Perttunen }; 21407780a034SMikko Perttunen 2141b45d322cSThierry Reding cpu0_1: cpu@1 { 214231af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21437780a034SMikko Perttunen device_type = "cpu"; 2144b45d322cSThierry Reding reg = <0x001>; 21457780a034SMikko Perttunen enable-method = "psci"; 2146b45d322cSThierry Reding i-cache-size = <131072>; 2147b45d322cSThierry Reding i-cache-line-size = <64>; 2148b45d322cSThierry Reding i-cache-sets = <512>; 2149b45d322cSThierry Reding d-cache-size = <65536>; 2150b45d322cSThierry Reding d-cache-line-size = <64>; 2151b45d322cSThierry Reding d-cache-sets = <256>; 2152b45d322cSThierry Reding next-level-cache = <&l2c_0>; 21537780a034SMikko Perttunen }; 21547780a034SMikko Perttunen 2155b45d322cSThierry Reding cpu1_0: cpu@100 { 215631af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21577780a034SMikko Perttunen device_type = "cpu"; 21587780a034SMikko Perttunen reg = <0x100>; 21597780a034SMikko Perttunen enable-method = "psci"; 2160b45d322cSThierry Reding i-cache-size = <131072>; 2161b45d322cSThierry Reding i-cache-line-size = <64>; 2162b45d322cSThierry Reding i-cache-sets = <512>; 2163b45d322cSThierry Reding d-cache-size = <65536>; 2164b45d322cSThierry Reding d-cache-line-size = <64>; 2165b45d322cSThierry Reding d-cache-sets = <256>; 2166b45d322cSThierry Reding next-level-cache = <&l2c_1>; 21677780a034SMikko Perttunen }; 21687780a034SMikko Perttunen 2169b45d322cSThierry Reding cpu1_1: cpu@101 { 217031af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21717780a034SMikko Perttunen device_type = "cpu"; 21727780a034SMikko Perttunen reg = <0x101>; 21737780a034SMikko Perttunen enable-method = "psci"; 2174b45d322cSThierry Reding i-cache-size = <131072>; 2175b45d322cSThierry Reding i-cache-line-size = <64>; 2176b45d322cSThierry Reding i-cache-sets = <512>; 2177b45d322cSThierry Reding d-cache-size = <65536>; 2178b45d322cSThierry Reding d-cache-line-size = <64>; 2179b45d322cSThierry Reding d-cache-sets = <256>; 2180b45d322cSThierry Reding next-level-cache = <&l2c_1>; 21817780a034SMikko Perttunen }; 21827780a034SMikko Perttunen 2183b45d322cSThierry Reding cpu2_0: cpu@200 { 218431af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21857780a034SMikko Perttunen device_type = "cpu"; 21867780a034SMikko Perttunen reg = <0x200>; 21877780a034SMikko Perttunen enable-method = "psci"; 2188b45d322cSThierry Reding i-cache-size = <131072>; 2189b45d322cSThierry Reding i-cache-line-size = <64>; 2190b45d322cSThierry Reding i-cache-sets = <512>; 2191b45d322cSThierry Reding d-cache-size = <65536>; 2192b45d322cSThierry Reding d-cache-line-size = <64>; 2193b45d322cSThierry Reding d-cache-sets = <256>; 2194b45d322cSThierry Reding next-level-cache = <&l2c_2>; 21957780a034SMikko Perttunen }; 21967780a034SMikko Perttunen 2197b45d322cSThierry Reding cpu2_1: cpu@201 { 219831af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 21997780a034SMikko Perttunen device_type = "cpu"; 22007780a034SMikko Perttunen reg = <0x201>; 22017780a034SMikko Perttunen enable-method = "psci"; 2202b45d322cSThierry Reding i-cache-size = <131072>; 2203b45d322cSThierry Reding i-cache-line-size = <64>; 2204b45d322cSThierry Reding i-cache-sets = <512>; 2205b45d322cSThierry Reding d-cache-size = <65536>; 2206b45d322cSThierry Reding d-cache-line-size = <64>; 2207b45d322cSThierry Reding d-cache-sets = <256>; 2208b45d322cSThierry Reding next-level-cache = <&l2c_2>; 22097780a034SMikko Perttunen }; 22107780a034SMikko Perttunen 2211b45d322cSThierry Reding cpu3_0: cpu@300 { 221231af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 22137780a034SMikko Perttunen device_type = "cpu"; 2214b45d322cSThierry Reding reg = <0x300>; 22157780a034SMikko Perttunen enable-method = "psci"; 2216b45d322cSThierry Reding i-cache-size = <131072>; 2217b45d322cSThierry Reding i-cache-line-size = <64>; 2218b45d322cSThierry Reding i-cache-sets = <512>; 2219b45d322cSThierry Reding d-cache-size = <65536>; 2220b45d322cSThierry Reding d-cache-line-size = <64>; 2221b45d322cSThierry Reding d-cache-sets = <256>; 2222b45d322cSThierry Reding next-level-cache = <&l2c_3>; 22237780a034SMikko Perttunen }; 22247780a034SMikko Perttunen 2225b45d322cSThierry Reding cpu3_1: cpu@301 { 222631af04cdSRob Herring compatible = "nvidia,tegra194-carmel"; 22277780a034SMikko Perttunen device_type = "cpu"; 2228b45d322cSThierry Reding reg = <0x301>; 22297780a034SMikko Perttunen enable-method = "psci"; 2230b45d322cSThierry Reding i-cache-size = <131072>; 2231b45d322cSThierry Reding i-cache-line-size = <64>; 2232b45d322cSThierry Reding i-cache-sets = <512>; 2233b45d322cSThierry Reding d-cache-size = <65536>; 2234b45d322cSThierry Reding d-cache-line-size = <64>; 2235b45d322cSThierry Reding d-cache-sets = <256>; 2236b45d322cSThierry Reding next-level-cache = <&l2c_3>; 2237b45d322cSThierry Reding }; 2238b45d322cSThierry Reding 2239b45d322cSThierry Reding cpu-map { 2240b45d322cSThierry Reding cluster0 { 2241b45d322cSThierry Reding core0 { 2242b45d322cSThierry Reding cpu = <&cpu0_0>; 2243b45d322cSThierry Reding }; 2244b45d322cSThierry Reding 2245b45d322cSThierry Reding core1 { 2246b45d322cSThierry Reding cpu = <&cpu0_1>; 2247b45d322cSThierry Reding }; 2248b45d322cSThierry Reding }; 2249b45d322cSThierry Reding 2250b45d322cSThierry Reding cluster1 { 2251b45d322cSThierry Reding core0 { 2252b45d322cSThierry Reding cpu = <&cpu1_0>; 2253b45d322cSThierry Reding }; 2254b45d322cSThierry Reding 2255b45d322cSThierry Reding core1 { 2256b45d322cSThierry Reding cpu = <&cpu1_1>; 2257b45d322cSThierry Reding }; 2258b45d322cSThierry Reding }; 2259b45d322cSThierry Reding 2260b45d322cSThierry Reding cluster2 { 2261b45d322cSThierry Reding core0 { 2262b45d322cSThierry Reding cpu = <&cpu2_0>; 2263b45d322cSThierry Reding }; 2264b45d322cSThierry Reding 2265b45d322cSThierry Reding core1 { 2266b45d322cSThierry Reding cpu = <&cpu2_1>; 2267b45d322cSThierry Reding }; 2268b45d322cSThierry Reding }; 2269b45d322cSThierry Reding 2270b45d322cSThierry Reding cluster3 { 2271b45d322cSThierry Reding core0 { 2272b45d322cSThierry Reding cpu = <&cpu3_0>; 2273b45d322cSThierry Reding }; 2274b45d322cSThierry Reding 2275b45d322cSThierry Reding core1 { 2276b45d322cSThierry Reding cpu = <&cpu3_1>; 2277b45d322cSThierry Reding }; 2278b45d322cSThierry Reding }; 2279b45d322cSThierry Reding }; 2280b45d322cSThierry Reding 2281b45d322cSThierry Reding l2c_0: l2-cache0 { 2282b45d322cSThierry Reding cache-size = <2097152>; 2283b45d322cSThierry Reding cache-line-size = <64>; 2284b45d322cSThierry Reding cache-sets = <2048>; 2285b45d322cSThierry Reding next-level-cache = <&l3c>; 2286b45d322cSThierry Reding }; 2287b45d322cSThierry Reding 2288b45d322cSThierry Reding l2c_1: l2-cache1 { 2289b45d322cSThierry Reding cache-size = <2097152>; 2290b45d322cSThierry Reding cache-line-size = <64>; 2291b45d322cSThierry Reding cache-sets = <2048>; 2292b45d322cSThierry Reding next-level-cache = <&l3c>; 2293b45d322cSThierry Reding }; 2294b45d322cSThierry Reding 2295b45d322cSThierry Reding l2c_2: l2-cache2 { 2296b45d322cSThierry Reding cache-size = <2097152>; 2297b45d322cSThierry Reding cache-line-size = <64>; 2298b45d322cSThierry Reding cache-sets = <2048>; 2299b45d322cSThierry Reding next-level-cache = <&l3c>; 2300b45d322cSThierry Reding }; 2301b45d322cSThierry Reding 2302b45d322cSThierry Reding l2c_3: l2-cache3 { 2303b45d322cSThierry Reding cache-size = <2097152>; 2304b45d322cSThierry Reding cache-line-size = <64>; 2305b45d322cSThierry Reding cache-sets = <2048>; 2306b45d322cSThierry Reding next-level-cache = <&l3c>; 2307b45d322cSThierry Reding }; 2308b45d322cSThierry Reding 2309b45d322cSThierry Reding l3c: l3-cache { 2310b45d322cSThierry Reding cache-size = <4194304>; 2311b45d322cSThierry Reding cache-line-size = <64>; 2312b45d322cSThierry Reding cache-sets = <4096>; 23137780a034SMikko Perttunen }; 23147780a034SMikko Perttunen }; 23157780a034SMikko Perttunen 23167780a034SMikko Perttunen psci { 23177780a034SMikko Perttunen compatible = "arm,psci-1.0"; 23187780a034SMikko Perttunen status = "okay"; 23197780a034SMikko Perttunen method = "smc"; 23207780a034SMikko Perttunen }; 23217780a034SMikko Perttunen 2322a38570c2SMikko Perttunen tcu: tcu { 2323a38570c2SMikko Perttunen compatible = "nvidia,tegra194-tcu"; 2324a38570c2SMikko Perttunen mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_RX(0)>, 2325a38570c2SMikko Perttunen <&hsp_aon TEGRA_HSP_MBOX_TYPE_SM TEGRA_HSP_SM_TX(1)>; 2326a38570c2SMikko Perttunen mbox-names = "rx", "tx"; 2327a38570c2SMikko Perttunen }; 2328a38570c2SMikko Perttunen 2329686ba009SThierry Reding thermal-zones { 2330686ba009SThierry Reding cpu { 2331686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2332686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_CPU>; 2333686ba009SThierry Reding status = "disabled"; 2334686ba009SThierry Reding }; 2335686ba009SThierry Reding 2336686ba009SThierry Reding gpu { 2337686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2338686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_GPU>; 2339686ba009SThierry Reding status = "disabled"; 2340686ba009SThierry Reding }; 2341686ba009SThierry Reding 2342686ba009SThierry Reding aux { 2343686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2344686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_AUX>; 2345686ba009SThierry Reding status = "disabled"; 2346686ba009SThierry Reding }; 2347686ba009SThierry Reding 2348686ba009SThierry Reding pllx { 2349686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2350686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_PLLX>; 2351686ba009SThierry Reding status = "disabled"; 2352686ba009SThierry Reding }; 2353686ba009SThierry Reding 2354686ba009SThierry Reding ao { 2355686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2356686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_AO>; 2357686ba009SThierry Reding status = "disabled"; 2358686ba009SThierry Reding }; 2359686ba009SThierry Reding 2360686ba009SThierry Reding tj { 2361686ba009SThierry Reding thermal-sensors = <&{/bpmp/thermal} 2362686ba009SThierry Reding TEGRA194_BPMP_THERMAL_ZONE_TJ_MAX>; 2363686ba009SThierry Reding status = "disabled"; 2364686ba009SThierry Reding }; 2365686ba009SThierry Reding }; 2366686ba009SThierry Reding 23675425fb15SMikko Perttunen timer { 23685425fb15SMikko Perttunen compatible = "arm,armv8-timer"; 23695425fb15SMikko Perttunen interrupts = <GIC_PPI 13 23705425fb15SMikko Perttunen (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 23715425fb15SMikko Perttunen <GIC_PPI 14 23725425fb15SMikko Perttunen (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 23735425fb15SMikko Perttunen <GIC_PPI 11 23745425fb15SMikko Perttunen (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 23755425fb15SMikko Perttunen <GIC_PPI 10 23765425fb15SMikko Perttunen (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; 23775425fb15SMikko Perttunen interrupt-parent = <&gic>; 2378b30be673SThierry Reding always-on; 23795425fb15SMikko Perttunen }; 23805425fb15SMikko Perttunen}; 2381