1724ba675SRob Herring// SPDX-License-Identifier: (GPL-2.0+ OR MIT) 2724ba675SRob Herring/* 3724ba675SRob Herring * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd. 4724ba675SRob Herring */ 5724ba675SRob Herring 6724ba675SRob Herring#include <dt-bindings/clock/rockchip,rv1126-cru.h> 7724ba675SRob Herring#include <dt-bindings/gpio/gpio.h> 8724ba675SRob Herring#include <dt-bindings/interrupt-controller/arm-gic.h> 9724ba675SRob Herring#include <dt-bindings/interrupt-controller/irq.h> 10724ba675SRob Herring#include <dt-bindings/pinctrl/rockchip.h> 11724ba675SRob Herring#include <dt-bindings/power/rockchip,rv1126-power.h> 12724ba675SRob Herring#include <dt-bindings/soc/rockchip,boot-mode.h> 13724ba675SRob Herring 14724ba675SRob Herring/ { 15724ba675SRob Herring #address-cells = <1>; 16724ba675SRob Herring #size-cells = <1>; 17724ba675SRob Herring 18724ba675SRob Herring compatible = "rockchip,rv1126"; 19724ba675SRob Herring 20724ba675SRob Herring interrupt-parent = <&gic>; 21724ba675SRob Herring 22724ba675SRob Herring aliases { 23724ba675SRob Herring i2c0 = &i2c0; 24724ba675SRob Herring }; 25724ba675SRob Herring 26724ba675SRob Herring cpus { 27724ba675SRob Herring #address-cells = <1>; 28724ba675SRob Herring #size-cells = <0>; 29724ba675SRob Herring 30724ba675SRob Herring cpu0: cpu@f00 { 31724ba675SRob Herring device_type = "cpu"; 32724ba675SRob Herring compatible = "arm,cortex-a7"; 33724ba675SRob Herring reg = <0xf00>; 34724ba675SRob Herring enable-method = "psci"; 35724ba675SRob Herring clocks = <&cru ARMCLK>; 36724ba675SRob Herring }; 37724ba675SRob Herring 38724ba675SRob Herring cpu1: cpu@f01 { 39724ba675SRob Herring device_type = "cpu"; 40724ba675SRob Herring compatible = "arm,cortex-a7"; 41724ba675SRob Herring reg = <0xf01>; 42724ba675SRob Herring enable-method = "psci"; 43724ba675SRob Herring clocks = <&cru ARMCLK>; 44724ba675SRob Herring }; 45724ba675SRob Herring 46724ba675SRob Herring cpu2: cpu@f02 { 47724ba675SRob Herring device_type = "cpu"; 48724ba675SRob Herring compatible = "arm,cortex-a7"; 49724ba675SRob Herring reg = <0xf02>; 50724ba675SRob Herring enable-method = "psci"; 51724ba675SRob Herring clocks = <&cru ARMCLK>; 52724ba675SRob Herring }; 53724ba675SRob Herring 54724ba675SRob Herring cpu3: cpu@f03 { 55724ba675SRob Herring device_type = "cpu"; 56724ba675SRob Herring compatible = "arm,cortex-a7"; 57724ba675SRob Herring reg = <0xf03>; 58724ba675SRob Herring enable-method = "psci"; 59724ba675SRob Herring clocks = <&cru ARMCLK>; 60724ba675SRob Herring }; 61724ba675SRob Herring }; 62724ba675SRob Herring 63724ba675SRob Herring arm-pmu { 64724ba675SRob Herring compatible = "arm,cortex-a7-pmu"; 65724ba675SRob Herring interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, 66724ba675SRob Herring <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, 67724ba675SRob Herring <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, 68724ba675SRob Herring <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>; 69724ba675SRob Herring interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; 70724ba675SRob Herring }; 71724ba675SRob Herring 72724ba675SRob Herring psci { 73724ba675SRob Herring compatible = "arm,psci-1.0"; 74724ba675SRob Herring method = "smc"; 75724ba675SRob Herring }; 76724ba675SRob Herring 77724ba675SRob Herring timer { 78724ba675SRob Herring compatible = "arm,armv7-timer"; 79724ba675SRob Herring interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, 80724ba675SRob Herring <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, 81724ba675SRob Herring <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, 82724ba675SRob Herring <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; 83724ba675SRob Herring clock-frequency = <24000000>; 84724ba675SRob Herring }; 85724ba675SRob Herring 86724ba675SRob Herring xin24m: oscillator { 87724ba675SRob Herring compatible = "fixed-clock"; 88724ba675SRob Herring clock-frequency = <24000000>; 89724ba675SRob Herring clock-output-names = "xin24m"; 90724ba675SRob Herring #clock-cells = <0>; 91724ba675SRob Herring }; 92724ba675SRob Herring 93724ba675SRob Herring grf: syscon@fe000000 { 94724ba675SRob Herring compatible = "rockchip,rv1126-grf", "syscon", "simple-mfd"; 95724ba675SRob Herring reg = <0xfe000000 0x20000>; 96724ba675SRob Herring }; 97724ba675SRob Herring 98724ba675SRob Herring pmugrf: syscon@fe020000 { 99724ba675SRob Herring compatible = "rockchip,rv1126-pmugrf", "syscon", "simple-mfd"; 100724ba675SRob Herring reg = <0xfe020000 0x1000>; 101724ba675SRob Herring 102724ba675SRob Herring pmu_io_domains: io-domains { 103724ba675SRob Herring compatible = "rockchip,rv1126-pmu-io-voltage-domain"; 104724ba675SRob Herring status = "disabled"; 105724ba675SRob Herring }; 106724ba675SRob Herring }; 107724ba675SRob Herring 108724ba675SRob Herring qos_emmc: qos@fe860000 { 109724ba675SRob Herring compatible = "rockchip,rv1126-qos", "syscon"; 110724ba675SRob Herring reg = <0xfe860000 0x20>; 111724ba675SRob Herring }; 112724ba675SRob Herring 113724ba675SRob Herring qos_nandc: qos@fe860080 { 114724ba675SRob Herring compatible = "rockchip,rv1126-qos", "syscon"; 115724ba675SRob Herring reg = <0xfe860080 0x20>; 116724ba675SRob Herring }; 117724ba675SRob Herring 118724ba675SRob Herring qos_sfc: qos@fe860200 { 119724ba675SRob Herring compatible = "rockchip,rv1126-qos", "syscon"; 120724ba675SRob Herring reg = <0xfe860200 0x20>; 121724ba675SRob Herring }; 122724ba675SRob Herring 123724ba675SRob Herring qos_sdio: qos@fe86c000 { 124724ba675SRob Herring compatible = "rockchip,rv1126-qos", "syscon"; 125724ba675SRob Herring reg = <0xfe86c000 0x20>; 126724ba675SRob Herring }; 127724ba675SRob Herring 128*4fafaed5SJagan Teki qos_iep: qos@fe8a0000 { 129*4fafaed5SJagan Teki compatible = "rockchip,rv1126-qos", "syscon"; 130*4fafaed5SJagan Teki reg = <0xfe8a0000 0x20>; 131*4fafaed5SJagan Teki }; 132*4fafaed5SJagan Teki 133*4fafaed5SJagan Teki qos_rga_rd: qos@fe8a0080 { 134*4fafaed5SJagan Teki compatible = "rockchip,rv1126-qos", "syscon"; 135*4fafaed5SJagan Teki reg = <0xfe8a0080 0x20>; 136*4fafaed5SJagan Teki }; 137*4fafaed5SJagan Teki 138*4fafaed5SJagan Teki qos_rga_wr: qos@fe8a0100 { 139*4fafaed5SJagan Teki compatible = "rockchip,rv1126-qos", "syscon"; 140*4fafaed5SJagan Teki reg = <0xfe8a0100 0x20>; 141*4fafaed5SJagan Teki }; 142*4fafaed5SJagan Teki 143*4fafaed5SJagan Teki qos_vop: qos@fe8a0180 { 144*4fafaed5SJagan Teki compatible = "rockchip,rv1126-qos", "syscon"; 145*4fafaed5SJagan Teki reg = <0xfe8a0180 0x20>; 146*4fafaed5SJagan Teki }; 147*4fafaed5SJagan Teki 148724ba675SRob Herring gic: interrupt-controller@feff0000 { 149724ba675SRob Herring compatible = "arm,gic-400"; 150724ba675SRob Herring interrupt-controller; 151724ba675SRob Herring #interrupt-cells = <3>; 152724ba675SRob Herring #address-cells = <0>; 153724ba675SRob Herring 154724ba675SRob Herring reg = <0xfeff1000 0x1000>, 155724ba675SRob Herring <0xfeff2000 0x2000>, 156724ba675SRob Herring <0xfeff4000 0x2000>, 157724ba675SRob Herring <0xfeff6000 0x2000>; 158724ba675SRob Herring interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; 159724ba675SRob Herring }; 160724ba675SRob Herring 161724ba675SRob Herring pmu: power-management@ff3e0000 { 162724ba675SRob Herring compatible = "rockchip,rv1126-pmu", "syscon", "simple-mfd"; 163724ba675SRob Herring reg = <0xff3e0000 0x1000>; 164724ba675SRob Herring 165724ba675SRob Herring power: power-controller { 166724ba675SRob Herring compatible = "rockchip,rv1126-power-controller"; 167724ba675SRob Herring #power-domain-cells = <1>; 168724ba675SRob Herring #address-cells = <1>; 169724ba675SRob Herring #size-cells = <0>; 170724ba675SRob Herring 171724ba675SRob Herring power-domain@RV1126_PD_NVM { 172724ba675SRob Herring reg = <RV1126_PD_NVM>; 173724ba675SRob Herring clocks = <&cru HCLK_EMMC>, 174724ba675SRob Herring <&cru CLK_EMMC>, 175724ba675SRob Herring <&cru HCLK_NANDC>, 176724ba675SRob Herring <&cru CLK_NANDC>, 177724ba675SRob Herring <&cru HCLK_SFC>, 178724ba675SRob Herring <&cru HCLK_SFCXIP>, 179724ba675SRob Herring <&cru SCLK_SFC>; 180724ba675SRob Herring pm_qos = <&qos_emmc>, 181724ba675SRob Herring <&qos_nandc>, 182724ba675SRob Herring <&qos_sfc>; 183724ba675SRob Herring #power-domain-cells = <0>; 184724ba675SRob Herring }; 185724ba675SRob Herring 186724ba675SRob Herring power-domain@RV1126_PD_SDIO { 187724ba675SRob Herring reg = <RV1126_PD_SDIO>; 188724ba675SRob Herring clocks = <&cru HCLK_SDIO>, 189724ba675SRob Herring <&cru CLK_SDIO>; 190724ba675SRob Herring pm_qos = <&qos_sdio>; 191724ba675SRob Herring #power-domain-cells = <0>; 192724ba675SRob Herring }; 193*4fafaed5SJagan Teki 194*4fafaed5SJagan Teki power-domain@RV1126_PD_VO { 195*4fafaed5SJagan Teki reg = <RV1126_PD_VO>; 196*4fafaed5SJagan Teki clocks = <&cru ACLK_RGA>, 197*4fafaed5SJagan Teki <&cru HCLK_RGA>, 198*4fafaed5SJagan Teki <&cru CLK_RGA_CORE>, 199*4fafaed5SJagan Teki <&cru ACLK_VOP>, 200*4fafaed5SJagan Teki <&cru HCLK_VOP>, 201*4fafaed5SJagan Teki <&cru DCLK_VOP>, 202*4fafaed5SJagan Teki <&cru PCLK_DSIHOST>, 203*4fafaed5SJagan Teki <&cru ACLK_IEP>, 204*4fafaed5SJagan Teki <&cru HCLK_IEP>, 205*4fafaed5SJagan Teki <&cru CLK_IEP_CORE>; 206*4fafaed5SJagan Teki pm_qos = <&qos_rga_rd>, 207*4fafaed5SJagan Teki <&qos_rga_wr>, 208*4fafaed5SJagan Teki <&qos_vop>, 209*4fafaed5SJagan Teki <&qos_iep>; 210*4fafaed5SJagan Teki #power-domain-cells = <0>; 211*4fafaed5SJagan Teki }; 212724ba675SRob Herring }; 213724ba675SRob Herring }; 214724ba675SRob Herring 215724ba675SRob Herring i2c0: i2c@ff3f0000 { 216724ba675SRob Herring compatible = "rockchip,rv1126-i2c", "rockchip,rk3399-i2c"; 217724ba675SRob Herring reg = <0xff3f0000 0x1000>; 218724ba675SRob Herring interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; 219724ba675SRob Herring rockchip,grf = <&pmugrf>; 220724ba675SRob Herring clocks = <&pmucru CLK_I2C0>, <&pmucru PCLK_I2C0>; 221724ba675SRob Herring clock-names = "i2c", "pclk"; 222724ba675SRob Herring pinctrl-names = "default"; 223724ba675SRob Herring pinctrl-0 = <&i2c0_xfer>; 224724ba675SRob Herring #address-cells = <1>; 225724ba675SRob Herring #size-cells = <0>; 226724ba675SRob Herring status = "disabled"; 227724ba675SRob Herring }; 228724ba675SRob Herring 229724ba675SRob Herring uart1: serial@ff410000 { 230724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 231724ba675SRob Herring reg = <0xff410000 0x100>; 232724ba675SRob Herring interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; 233724ba675SRob Herring clock-frequency = <24000000>; 234724ba675SRob Herring clocks = <&pmucru SCLK_UART1>, <&pmucru PCLK_UART1>; 235724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 236724ba675SRob Herring dmas = <&dmac 7>, <&dmac 6>; 237724ba675SRob Herring dma-names = "tx", "rx"; 238724ba675SRob Herring pinctrl-names = "default"; 239724ba675SRob Herring pinctrl-0 = <&uart1m0_xfer>; 240724ba675SRob Herring reg-shift = <2>; 241724ba675SRob Herring reg-io-width = <4>; 242724ba675SRob Herring status = "disabled"; 243724ba675SRob Herring }; 244724ba675SRob Herring 245724ba675SRob Herring pmucru: clock-controller@ff480000 { 246724ba675SRob Herring compatible = "rockchip,rv1126-pmucru"; 247724ba675SRob Herring reg = <0xff480000 0x1000>; 248724ba675SRob Herring rockchip,grf = <&grf>; 249724ba675SRob Herring #clock-cells = <1>; 250724ba675SRob Herring #reset-cells = <1>; 251724ba675SRob Herring }; 252724ba675SRob Herring 253724ba675SRob Herring cru: clock-controller@ff490000 { 254724ba675SRob Herring compatible = "rockchip,rv1126-cru"; 255724ba675SRob Herring reg = <0xff490000 0x1000>; 256724ba675SRob Herring clocks = <&xin24m>; 257724ba675SRob Herring clock-names = "xin24m"; 258724ba675SRob Herring rockchip,grf = <&grf>; 259724ba675SRob Herring #clock-cells = <1>; 260724ba675SRob Herring #reset-cells = <1>; 261724ba675SRob Herring }; 262724ba675SRob Herring 263724ba675SRob Herring dmac: dma-controller@ff4e0000 { 264724ba675SRob Herring compatible = "arm,pl330", "arm,primecell"; 265724ba675SRob Herring reg = <0xff4e0000 0x4000>; 266724ba675SRob Herring interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 267724ba675SRob Herring <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>; 268724ba675SRob Herring #dma-cells = <1>; 269724ba675SRob Herring arm,pl330-periph-burst; 270724ba675SRob Herring clocks = <&cru ACLK_DMAC>; 271724ba675SRob Herring clock-names = "apb_pclk"; 272724ba675SRob Herring }; 273724ba675SRob Herring 274724ba675SRob Herring uart0: serial@ff560000 { 275724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 276724ba675SRob Herring reg = <0xff560000 0x100>; 277724ba675SRob Herring interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; 278724ba675SRob Herring clock-frequency = <24000000>; 279724ba675SRob Herring clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>; 280724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 281724ba675SRob Herring dmas = <&dmac 5>, <&dmac 4>; 282724ba675SRob Herring dma-names = "tx", "rx"; 283724ba675SRob Herring pinctrl-names = "default"; 284724ba675SRob Herring pinctrl-0 = <&uart0_xfer>; 285724ba675SRob Herring reg-shift = <2>; 286724ba675SRob Herring reg-io-width = <4>; 287724ba675SRob Herring status = "disabled"; 288724ba675SRob Herring }; 289724ba675SRob Herring 290724ba675SRob Herring uart2: serial@ff570000 { 291724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 292724ba675SRob Herring reg = <0xff570000 0x100>; 293724ba675SRob Herring interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; 294724ba675SRob Herring clock-frequency = <24000000>; 295724ba675SRob Herring clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>; 296724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 297724ba675SRob Herring dmas = <&dmac 9>, <&dmac 8>; 298724ba675SRob Herring dma-names = "tx", "rx"; 299724ba675SRob Herring pinctrl-names = "default"; 300724ba675SRob Herring pinctrl-0 = <&uart2m1_xfer>; 301724ba675SRob Herring reg-shift = <2>; 302724ba675SRob Herring reg-io-width = <4>; 303724ba675SRob Herring status = "disabled"; 304724ba675SRob Herring }; 305724ba675SRob Herring 306724ba675SRob Herring uart3: serial@ff580000 { 307724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 308724ba675SRob Herring reg = <0xff580000 0x100>; 309724ba675SRob Herring interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; 310724ba675SRob Herring clock-frequency = <24000000>; 311724ba675SRob Herring clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>; 312724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 313724ba675SRob Herring dmas = <&dmac 11>, <&dmac 10>; 314724ba675SRob Herring dma-names = "tx", "rx"; 315724ba675SRob Herring pinctrl-names = "default"; 316724ba675SRob Herring pinctrl-0 = <&uart3m0_xfer>; 317724ba675SRob Herring reg-shift = <2>; 318724ba675SRob Herring reg-io-width = <4>; 319724ba675SRob Herring status = "disabled"; 320724ba675SRob Herring }; 321724ba675SRob Herring 322724ba675SRob Herring uart4: serial@ff590000 { 323724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 324724ba675SRob Herring reg = <0xff590000 0x100>; 325724ba675SRob Herring interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; 326724ba675SRob Herring clock-frequency = <24000000>; 327724ba675SRob Herring clocks = <&cru SCLK_UART4>, <&cru PCLK_UART4>; 328724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 329724ba675SRob Herring dmas = <&dmac 13>, <&dmac 12>; 330724ba675SRob Herring dma-names = "tx", "rx"; 331724ba675SRob Herring pinctrl-names = "default"; 332724ba675SRob Herring pinctrl-0 = <&uart4m0_xfer>; 333724ba675SRob Herring reg-shift = <2>; 334724ba675SRob Herring reg-io-width = <4>; 335724ba675SRob Herring status = "disabled"; 336724ba675SRob Herring }; 337724ba675SRob Herring 338724ba675SRob Herring uart5: serial@ff5a0000 { 339724ba675SRob Herring compatible = "rockchip,rv1126-uart", "snps,dw-apb-uart"; 340724ba675SRob Herring reg = <0xff5a0000 0x100>; 341724ba675SRob Herring interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; 342724ba675SRob Herring clock-frequency = <24000000>; 343724ba675SRob Herring clocks = <&cru SCLK_UART5>, <&cru PCLK_UART5>; 344724ba675SRob Herring clock-names = "baudclk", "apb_pclk"; 345724ba675SRob Herring dmas = <&dmac 15>, <&dmac 14>; 346724ba675SRob Herring dma-names = "tx", "rx"; 347724ba675SRob Herring pinctrl-names = "default"; 348724ba675SRob Herring pinctrl-0 = <&uart5m0_xfer>; 349724ba675SRob Herring reg-shift = <2>; 350724ba675SRob Herring reg-io-width = <4>; 351724ba675SRob Herring status = "disabled"; 352724ba675SRob Herring }; 353724ba675SRob Herring 354724ba675SRob Herring saradc: adc@ff5e0000 { 355724ba675SRob Herring compatible = "rockchip,rv1126-saradc", "rockchip,rk3399-saradc"; 356724ba675SRob Herring reg = <0xff5e0000 0x100>; 357724ba675SRob Herring interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; 358724ba675SRob Herring #io-channel-cells = <1>; 359724ba675SRob Herring clocks = <&cru CLK_SARADC>, <&cru PCLK_SARADC>; 360724ba675SRob Herring clock-names = "saradc", "apb_pclk"; 361724ba675SRob Herring resets = <&cru SRST_SARADC_P>; 362724ba675SRob Herring reset-names = "saradc-apb"; 363724ba675SRob Herring status = "disabled"; 364724ba675SRob Herring }; 365724ba675SRob Herring 366724ba675SRob Herring timer0: timer@ff660000 { 367724ba675SRob Herring compatible = "rockchip,rv1126-timer", "rockchip,rk3288-timer"; 368724ba675SRob Herring reg = <0xff660000 0x20>; 369724ba675SRob Herring interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>; 370724ba675SRob Herring clocks = <&cru PCLK_TIMER>, <&cru CLK_TIMER0>; 371724ba675SRob Herring clock-names = "pclk", "timer"; 372724ba675SRob Herring }; 373724ba675SRob Herring 374724ba675SRob Herring gmac: ethernet@ffc40000 { 375724ba675SRob Herring compatible = "rockchip,rv1126-gmac", "snps,dwmac-4.20a"; 376724ba675SRob Herring reg = <0xffc40000 0x4000>; 377724ba675SRob Herring interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, 378724ba675SRob Herring <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; 379724ba675SRob Herring interrupt-names = "macirq", "eth_wake_irq"; 380724ba675SRob Herring rockchip,grf = <&grf>; 381724ba675SRob Herring clocks = <&cru CLK_GMAC_SRC>, <&cru CLK_GMAC_TX_RX>, 382724ba675SRob Herring <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_REF>, 383724ba675SRob Herring <&cru ACLK_GMAC>, <&cru PCLK_GMAC>, 384724ba675SRob Herring <&cru CLK_GMAC_TX_RX>, <&cru CLK_GMAC_PTPREF>; 385724ba675SRob Herring clock-names = "stmmaceth", "mac_clk_rx", 386724ba675SRob Herring "mac_clk_tx", "clk_mac_ref", 387724ba675SRob Herring "aclk_mac", "pclk_mac", 388724ba675SRob Herring "clk_mac_speed", "ptp_ref"; 389724ba675SRob Herring resets = <&cru SRST_GMAC_A>; 390724ba675SRob Herring reset-names = "stmmaceth"; 391724ba675SRob Herring 392724ba675SRob Herring snps,mixed-burst; 393724ba675SRob Herring snps,tso; 394724ba675SRob Herring 395724ba675SRob Herring snps,axi-config = <&stmmac_axi_setup>; 396724ba675SRob Herring snps,mtl-rx-config = <&mtl_rx_setup>; 397724ba675SRob Herring snps,mtl-tx-config = <&mtl_tx_setup>; 398724ba675SRob Herring status = "disabled"; 399724ba675SRob Herring 400724ba675SRob Herring mdio: mdio { 401724ba675SRob Herring compatible = "snps,dwmac-mdio"; 402724ba675SRob Herring #address-cells = <0x1>; 403724ba675SRob Herring #size-cells = <0x0>; 404724ba675SRob Herring }; 405724ba675SRob Herring 406724ba675SRob Herring stmmac_axi_setup: stmmac-axi-config { 407724ba675SRob Herring snps,wr_osr_lmt = <4>; 408724ba675SRob Herring snps,rd_osr_lmt = <8>; 409724ba675SRob Herring snps,blen = <0 0 0 0 16 8 4>; 410724ba675SRob Herring }; 411724ba675SRob Herring 412724ba675SRob Herring mtl_rx_setup: rx-queues-config { 413724ba675SRob Herring snps,rx-queues-to-use = <1>; 414724ba675SRob Herring queue0 {}; 415724ba675SRob Herring }; 416724ba675SRob Herring 417724ba675SRob Herring mtl_tx_setup: tx-queues-config { 418724ba675SRob Herring snps,tx-queues-to-use = <1>; 419724ba675SRob Herring queue0 {}; 420724ba675SRob Herring }; 421724ba675SRob Herring }; 422724ba675SRob Herring 423724ba675SRob Herring emmc: mmc@ffc50000 { 424724ba675SRob Herring compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; 425724ba675SRob Herring reg = <0xffc50000 0x4000>; 426724ba675SRob Herring interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>; 427724ba675SRob Herring clocks = <&cru HCLK_EMMC>, <&cru CLK_EMMC>, 428724ba675SRob Herring <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>; 429724ba675SRob Herring clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; 430724ba675SRob Herring fifo-depth = <0x100>; 431724ba675SRob Herring max-frequency = <200000000>; 432724ba675SRob Herring power-domains = <&power RV1126_PD_NVM>; 433724ba675SRob Herring status = "disabled"; 434724ba675SRob Herring }; 435724ba675SRob Herring 436724ba675SRob Herring sdmmc: mmc@ffc60000 { 437724ba675SRob Herring compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; 438724ba675SRob Herring reg = <0xffc60000 0x4000>; 439724ba675SRob Herring interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; 440724ba675SRob Herring clocks = <&cru HCLK_SDMMC>, <&cru CLK_SDMMC>, 441724ba675SRob Herring <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>; 442724ba675SRob Herring clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; 443724ba675SRob Herring fifo-depth = <0x100>; 444724ba675SRob Herring max-frequency = <200000000>; 445724ba675SRob Herring status = "disabled"; 446724ba675SRob Herring }; 447724ba675SRob Herring 448724ba675SRob Herring sdio: mmc@ffc70000 { 449724ba675SRob Herring compatible = "rockchip,rv1126-dw-mshc", "rockchip,rk3288-dw-mshc"; 450724ba675SRob Herring reg = <0xffc70000 0x4000>; 451724ba675SRob Herring interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>; 452724ba675SRob Herring clocks = <&cru HCLK_SDIO>, <&cru CLK_SDIO>, 453724ba675SRob Herring <&cru SCLK_SDIO_DRV>, <&cru SCLK_SDIO_SAMPLE>; 454724ba675SRob Herring clock-names = "biu", "ciu", "ciu-drive", "ciu-sample"; 455724ba675SRob Herring fifo-depth = <0x100>; 456724ba675SRob Herring max-frequency = <200000000>; 457724ba675SRob Herring power-domains = <&power RV1126_PD_SDIO>; 458724ba675SRob Herring status = "disabled"; 459724ba675SRob Herring }; 460724ba675SRob Herring 461c3ae1484SJagan Teki sfc: spi@ffc90000 { 462c3ae1484SJagan Teki compatible = "rockchip,sfc"; 463c3ae1484SJagan Teki reg = <0xffc90000 0x4000>; 464c3ae1484SJagan Teki interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>; 465c3ae1484SJagan Teki assigned-clocks = <&cru SCLK_SFC>; 466c3ae1484SJagan Teki assigned-clock-rates = <80000000>; 467c3ae1484SJagan Teki clock-names = "clk_sfc", "hclk_sfc"; 468c3ae1484SJagan Teki clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>; 469c3ae1484SJagan Teki power-domains = <&power RV1126_PD_NVM>; 470c3ae1484SJagan Teki status = "disabled"; 471c3ae1484SJagan Teki }; 472c3ae1484SJagan Teki 473724ba675SRob Herring pinctrl: pinctrl { 474724ba675SRob Herring compatible = "rockchip,rv1126-pinctrl"; 475724ba675SRob Herring rockchip,grf = <&grf>; 476724ba675SRob Herring rockchip,pmu = <&pmugrf>; 477724ba675SRob Herring #address-cells = <1>; 478724ba675SRob Herring #size-cells = <1>; 479724ba675SRob Herring ranges; 480724ba675SRob Herring 481724ba675SRob Herring gpio0: gpio@ff460000 { 482724ba675SRob Herring compatible = "rockchip,gpio-bank"; 483724ba675SRob Herring reg = <0xff460000 0x100>; 484724ba675SRob Herring interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>; 485724ba675SRob Herring clocks = <&pmucru PCLK_GPIO0>, <&pmucru DBCLK_GPIO0>; 486724ba675SRob Herring gpio-controller; 487724ba675SRob Herring #gpio-cells = <2>; 488724ba675SRob Herring interrupt-controller; 489724ba675SRob Herring #interrupt-cells = <2>; 490724ba675SRob Herring }; 491724ba675SRob Herring 492724ba675SRob Herring gpio1: gpio@ff620000 { 493724ba675SRob Herring compatible = "rockchip,gpio-bank"; 494724ba675SRob Herring reg = <0xff620000 0x100>; 495724ba675SRob Herring interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; 496724ba675SRob Herring clocks = <&cru PCLK_GPIO1>, <&cru DBCLK_GPIO1>; 497724ba675SRob Herring gpio-controller; 498724ba675SRob Herring #gpio-cells = <2>; 499724ba675SRob Herring interrupt-controller; 500724ba675SRob Herring #interrupt-cells = <2>; 501724ba675SRob Herring }; 502724ba675SRob Herring 503724ba675SRob Herring gpio2: gpio@ff630000 { 504724ba675SRob Herring compatible = "rockchip,gpio-bank"; 505724ba675SRob Herring reg = <0xff630000 0x100>; 506724ba675SRob Herring interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; 507724ba675SRob Herring clocks = <&cru PCLK_GPIO2>, <&cru DBCLK_GPIO2>; 508724ba675SRob Herring gpio-controller; 509724ba675SRob Herring #gpio-cells = <2>; 510724ba675SRob Herring interrupt-controller; 511724ba675SRob Herring #interrupt-cells = <2>; 512724ba675SRob Herring }; 513724ba675SRob Herring 514724ba675SRob Herring gpio3: gpio@ff640000 { 515724ba675SRob Herring compatible = "rockchip,gpio-bank"; 516724ba675SRob Herring reg = <0xff640000 0x100>; 517724ba675SRob Herring interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; 518724ba675SRob Herring clocks = <&cru PCLK_GPIO3>, <&cru DBCLK_GPIO3>; 519724ba675SRob Herring gpio-controller; 520724ba675SRob Herring #gpio-cells = <2>; 521724ba675SRob Herring interrupt-controller; 522724ba675SRob Herring #interrupt-cells = <2>; 523724ba675SRob Herring }; 524724ba675SRob Herring 525724ba675SRob Herring gpio4: gpio@ff650000 { 526724ba675SRob Herring compatible = "rockchip,gpio-bank"; 527724ba675SRob Herring reg = <0xff650000 0x100>; 528724ba675SRob Herring interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; 529724ba675SRob Herring clocks = <&cru PCLK_GPIO4>, <&cru DBCLK_GPIO4>; 530724ba675SRob Herring gpio-controller; 531724ba675SRob Herring #gpio-cells = <2>; 532724ba675SRob Herring interrupt-controller; 533724ba675SRob Herring #interrupt-cells = <2>; 534724ba675SRob Herring }; 535724ba675SRob Herring }; 536724ba675SRob Herring}; 537724ba675SRob Herring 538724ba675SRob Herring#include "rv1126-pinctrl.dtsi" 539