Home
last modified time | relevance | path

Searched refs:gcr0 (Results 1 – 9 of 9) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch2_serdes.c180 reg = in_be32(&serdes1_base->lane[i].gcr0); in setup_serdes_volt()
182 out_be32(&serdes1_base->lane[i].gcr0, reg); in setup_serdes_volt()
190 reg = in_be32(&serdes2_base->lane[i].gcr0); in setup_serdes_volt()
192 out_be32(&serdes2_base->lane[i].gcr0, reg); in setup_serdes_volt()
361 reg = in_be32(&serdes1_base->lane[i].gcr0); in setup_serdes_volt()
363 out_be32(&serdes1_base->lane[i].gcr0, reg); in setup_serdes_volt()
371 reg = in_be32(&serdes2_base->lane[i].gcr0); in setup_serdes_volt()
373 out_be32(&serdes2_base->lane[i].gcr0, reg); in setup_serdes_volt()
H A Dfsl_lsch3_serdes.c299 setbits_le32(&serdes_base->lane[i].gcr0, in do_enabled_lanes_reset()
302 clrbits_le32(&serdes_base->lane[i].gcr0, in do_enabled_lanes_reset()
/openbmc/u-boot/arch/powerpc/cpu/mpc8xxx/
H A Dsrio.c148 clrbits_be32(&srds_regs->lane[idx].gcr0, in srio_erratum_a004034()
155 in_be32(&srds_regs->lane[idx].gcr0); in srio_erratum_a004034()
165 setbits_be32(&srds_regs->lane[idx].gcr0, in srio_erratum_a004034()
172 in_be32(&srds_regs->lane[idx].gcr0); in srio_erratum_a004034()
/openbmc/u-boot/drivers/spi/
H A Ddavinci_spi.c94 dv_reg gcr0; /* 0x00 */ member
250 writel(SPIGCR0_SPIRST_MASK, &ds->regs->gcr0); in __davinci_spi_claim_bus()
252 writel(SPIGCR0_SPIENA_MASK, &ds->regs->gcr0); in __davinci_spi_claim_bus()
299 writel(SPIGCR0_SPIRST_MASK, &ds->regs->gcr0); in __davinci_spi_release_bus()
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dfsl_corenet_serdes.c228 clrbits_be32(&regs->lane[idx].gcr0, SRDS_GCR0_RRST); in __serdes_reset_rx()
238 setbits_be32(&regs->lane[idx].gcr0, SRDS_GCR0_RRST); in __serdes_reset_rx()
677 if (in_be32(&srds_regs->lane[idx].gcr0) & SRDS_GCR0_UOTHL) { in fsl_serdes_init()
/openbmc/u-boot/arch/arm/include/asm/arch-ls102xa/
H A Dimmap_ls102xa.h379 u32 gcr0; /* 0x800 General Control Register 0 */ member
/openbmc/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dimmap_lsch3.h506 u32 gcr0; /* General Control Register 0 */ member
H A Dimmap_lsch2.h615 u32 gcr0; /* 0x800 General Control Register 0 */ member
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h2600 u32 gcr0; /* 0x800 General Control Register 0 */ member
2654 u32 gcr0; /* General Control Register 0 */ member