/openbmc/linux/drivers/staging/media/atomisp/pci/ |
H A D | gp_timer_defs.h | 24 #define HIVE_GP_TIMER_VALUE_REG_IDX(timer, timers) (HIVE_GP_TIMER_ENABLE_REG_IDX(time… argument 25 …efine HIVE_GP_TIMER_COUNT_TYPE_REG_IDX(timer, timers) (HIVE_GP_TIMER_VALUE_REG_IDX(timers… argument 26 …e HIVE_GP_TIMER_SIGNAL_SELECT_REG_IDX(timer, timers) (HIVE_GP_TIMER_COUNT_TYPE_REG_IDX(timer… argument 27 …HIVE_GP_TIMER_IRQ_TRIGGER_VALUE_REG_IDX(irq, timers) (HIVE_GP_TIMER_SIGNAL_SELECT_REG_IDX(time… argument 28 …IVE_GP_TIMER_IRQ_TIMER_SELECT_REG_IDX(irq, timers, irqs) (HIVE_GP_TIMER_IRQ_TRIGGER_VALUE_REG_IDX(… argument 29 …e HIVE_GP_TIMER_IRQ_ENABLE_REG_IDX(irq, timers, irqs) (HIVE_GP_TIMER_IRQ_TIMER_SELECT_REG_ID… argument
|
/openbmc/linux/arch/powerpc/sysdev/ |
H A D | fsl_gtm.c | 72 struct gtm_timer timers[4]; member 95 for (i = 0; i < ARRAY_SIZE(gtm->timers); i++) { in gtm_get_timer16() 96 if (!gtm->timers[i].requested) { in gtm_get_timer16() 97 gtm->timers[i].requested = true; in gtm_get_timer16() 99 return >m->timers[i]; in gtm_get_timer16() 132 if (gtm->timers[timer].requested) in gtm_get_specific_timer16() 135 ret = >m->timers[timer]; in gtm_get_specific_timer16() 169 int num = tmr - >m->timers[0]; in gtm_set_ref_timer16() 305 int num = tmr - >m->timers[0]; in gtm_stop_timer16() 333 struct gtm_timer *timers, in gtm_set_shortcuts() argument [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/timer/ |
H A D | mediatek,mtk-timer.txt | 4 MediaTek SoCs have different timers on different platforms, 14 * "mediatek,mt2701-timer" for MT2701 compatible timers (GPT) 15 * "mediatek,mt6580-timer" for MT6580 compatible timers (GPT) 16 * "mediatek,mt6582-timer" for MT6582 compatible timers (GPT) 17 * "mediatek,mt6589-timer" for MT6589 compatible timers (GPT) 18 * "mediatek,mt7623-timer" for MT7623 compatible timers (GPT) 19 * "mediatek,mt8127-timer" for MT8127 compatible timers (GPT) 20 * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT) 21 * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT) 22 * "mediatek,mt8516-timer" for MT8516 compatible timers (GPT) [all …]
|
H A D | ti,davinci-timer.txt | 5 timer, dual general-purpose 32-bit timers. When configured as dual 32-bit 6 timers, each half can operate in conjunction (chain mode) or independently 12 Also see ../watchdog/davinci-wdt.txt for timers that are configurable as 13 watchdog timers.
|
/openbmc/qemu/hw/misc/ |
H A D | mos6522.c | 256 MOS6522Timer *ti = &s->timers[0]; in mos6522_timer1() 266 MOS6522Timer *ti = &s->timers[1]; in mos6522_timer2() 303 if (now >= s->timers[0].next_irq_time) { in mos6522_read() 304 mos6522_timer1_update(s, &s->timers[0], now); in mos6522_read() 307 if (now >= s->timers[1].next_irq_time) { in mos6522_read() 308 mos6522_timer2_update(s, &s->timers[1], now); in mos6522_read() 340 val = get_counter(s, &s->timers[0]) & 0xff; in mos6522_read() 345 val = get_counter(s, &s->timers[0]) >> 8; in mos6522_read() 349 val = s->timers[0].latch & 0xff; in mos6522_read() 353 val = (s->timers[0].latch >> 8) & 0xff; in mos6522_read() [all …]
|
/openbmc/qemu/hw/timer/ |
H A D | grlib_gptimer.c | 87 GPTimer *timers; member 155 ptimer_transaction_begin(unit->timers[i].ptimer); in grlib_gptimer_set_scaler() 156 ptimer_set_freq(unit->timers[i].ptimer, value); in grlib_gptimer_set_scaler() 157 ptimer_transaction_commit(unit->timers[i].ptimer); in grlib_gptimer_set_scaler() 217 value = ptimer_get_count(unit->timers[id].ptimer); in grlib_gptimer_read() 222 value = unit->timers[id].reload; in grlib_gptimer_read() 227 trace_grlib_gptimer_readl(id, addr, unit->timers[id].config); in grlib_gptimer_read() 228 return unit->timers[id].config; in grlib_gptimer_read() 282 grlib_gptimer_tx_begin(&unit->timers[id]); in grlib_gptimer_write() 283 unit->timers[id].counter = value; in grlib_gptimer_write() [all …]
|
H A D | xilinx_timer.c | 76 struct xlx_timer *timers; member 96 csr = t->timers[i].regs[R_TCSR]; in timer_update_irq() 114 xt = &t->timers[timer]; in timer_read() 165 xt = &t->timers[timer]; in timer_write() 220 t->timers = g_malloc0(sizeof t->timers[0] * num_timers(t)); in xilinx_timer_realize() 222 struct xlx_timer *xt = &t->timers[i]; in xilinx_timer_realize()
|
/openbmc/linux/drivers/clocksource/ |
H A D | bcm_kona_timer.c | 32 static struct kona_bcm_timers timers; variable 108 ret = kona_timer_get_counter(timers.tmr_regs, &msw, &lsw); in kona_timer_set_next_event() 113 writel(lsw + clc, timers.tmr_regs + KONA_GPTIMER_STCM0_OFFSET); in kona_timer_set_next_event() 116 reg = readl(timers.tmr_regs + KONA_GPTIMER_STCS_OFFSET); in kona_timer_set_next_event() 118 writel(reg, timers.tmr_regs + KONA_GPTIMER_STCS_OFFSET); in kona_timer_set_next_event() 125 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_shutdown() 148 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_interrupt() 171 timers.tmr_irq = irq_of_parse_and_map(node, 0); in kona_timer_init() 174 timers.tmr_regs = of_iomap(node, 0); in kona_timer_init() 176 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_init() [all …]
|
H A D | timer-probe.c | 21 unsigned timers = 0; in timer_probe() local 38 timers++; in timer_probe() 41 timers += acpi_probe_device_table(timer); in timer_probe() 43 if (!timers) in timer_probe()
|
H A D | ingenic-timer.c | 46 struct ingenic_tcu_timer timers[]; member 69 return container_of(timer, struct ingenic_tcu, timers[timer->cpu]); in to_ingenic_tcu() 143 struct ingenic_tcu_timer *timer = &tcu->timers[cpu]; in ingenic_tcu_setup_cevt() 289 tcu = kzalloc(struct_size(tcu, timers, num_possible_cpus()), in ingenic_tcu_init() 317 timer = &tcu->timers[cpu]; in ingenic_tcu_init() 380 clk_disable(tcu->timers[cpu].clk); in ingenic_tcu_suspend() 392 ret = clk_enable(tcu->timers[cpu].clk); in ingenic_tcu_resume() 405 clk_disable(tcu->timers[cpu - 1].clk); in ingenic_tcu_resume()
|
/openbmc/linux/drivers/remoteproc/ |
H A D | omap_remoteproc.c | 111 struct omap_rproc_timer *timers; member 277 struct omap_rproc_timer *timers = oproc->timers; in omap_rproc_watchdog_isr() local 283 if (timers[i].irq > 0 && irq == timers[i].irq) { in omap_rproc_watchdog_isr() 284 wd_timer = &timers[i]; in omap_rproc_watchdog_isr() 321 struct omap_rproc_timer *timers = oproc->timers; in omap_rproc_enable_timers() local 373 timers[i].irq = -1; in omap_rproc_enable_timers() 374 timers[i].timer_ops = timer_ops; in omap_rproc_enable_timers() 375 ret = omap_rproc_request_timer(dev, np, &timers[i]); in omap_rproc_enable_timers() 384 timers[i].irq = omap_rproc_get_timer_irq(&timers[i]); in omap_rproc_enable_timers() 385 if (timers[i].irq < 0) { in omap_rproc_enable_timers() [all …]
|
/openbmc/linux/arch/arm/boot/dts/ti/omap/ |
H A D | dra7-ipu-dsp-common.dtsi | 25 ti,timers = <&timer3>; 26 ti,watchdog-timers = <&timer4>, <&timer9>; 31 ti,timers = <&timer11>; 32 ti,watchdog-timers = <&timer7>, <&timer8>; 37 ti,timers = <&timer5>; 38 ti,watchdog-timers = <&timer10>;
|
/openbmc/linux/arch/arm/boot/dts/st/ |
H A D | stm32f746.dtsi | 78 timers2: timers@40000000 { 81 compatible = "st,stm32-timers"; 100 timers3: timers@40000400 { 103 compatible = "st,stm32-timers"; 122 timers4: timers@40000800 { 125 compatible = "st,stm32-timers"; 144 timers5: timers@40000c00 { 147 compatible = "st,stm32-timers"; 166 timers6: timers@40001000 { 169 compatible = "st,stm32-timers"; [all …]
|
H A D | stm32f429.dtsi | 96 timers2: timers@40000000 { 99 compatible = "st,stm32-timers"; 118 timers3: timers@40000400 { 121 compatible = "st,stm32-timers"; 140 timers4: timers@40000800 { 143 compatible = "st,stm32-timers"; 162 timers5: timers@40000c00 { 165 compatible = "st,stm32-timers"; 184 timers6: timers@40001000 { 187 compatible = "st,stm32-timers"; [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | stm32f429.dtsi | 85 timers2: timers@40000000 { 88 compatible = "st,stm32-timers"; 114 timers3: timers@40000400 { 117 compatible = "st,stm32-timers"; 143 timers4: timers@40000800 { 146 compatible = "st,stm32-timers"; 171 timers5: timers@40000c00 { 174 compatible = "st,stm32-timers"; 200 timers6: timers@40001000 { 203 compatible = "st,stm32-timers"; [all …]
|
/openbmc/linux/include/kvm/ |
H A D | arm_arch_timer.h | 88 struct arch_timer_context timers[NR_KVM_TIMERS]; member 123 #define vcpu_get_timer(v,t) (&vcpu_timer(v)->timers[(t)]) 124 #define vcpu_vtimer(v) (&(v)->arch.timer_cpu.timers[TIMER_VTIMER]) 125 #define vcpu_ptimer(v) (&(v)->arch.timer_cpu.timers[TIMER_PTIMER]) 126 #define vcpu_hvtimer(v) (&(v)->arch.timer_cpu.timers[TIMER_HVTIMER]) 127 #define vcpu_hptimer(v) (&(v)->arch.timer_cpu.timers[TIMER_HPTIMER]) 129 #define arch_timer_ctx_index(ctx) ((ctx) - vcpu_timer((ctx)->vcpu)->timers)
|
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-kernel/kernel-selftest/kernel-selftest/ |
H A D | 0001-selftests-timers-Fix-clock_adjtime-for-newer-32-bit-.patch | 4 Subject: [PATCH] selftests: timers: Fix clock_adjtime for newer 32-bit arches 16 tools/testing/selftests/timers/valid-adjtimex.c | 4 ++++ 19 diff --git a/tools/testing/selftests/timers/valid-adjtimex.c b/tools/testing/selftests/timers/valid… 21 --- a/tools/testing/selftests/timers/valid-adjtimex.c 22 +++ b/tools/testing/selftests/timers/valid-adjtimex.c
|
/openbmc/linux/Documentation/devicetree/bindings/pwm/ |
H A D | pwm-omap-dmtimer.txt | 1 * OMAP PWM for dual-mode timers 5 - ti,timers: phandle to PWM capable OMAP timer. See timer/ti,timer-dm.yaml for info 6 about these timers. 11 - ti,prescaler: Should be a value between 0 and 7, see the timers datasheet 20 ti,timers = <&timer9>;
|
/openbmc/linux/Documentation/timers/ |
H A D | hrtimers.rst | 2 hrtimers - subsystem for high-resolution kernel timers 5 This patch introduces a new subsystem for high-resolution kernel timers. 8 (kernel/timers.c), why do we need two timer subsystems? After a lot of 18 - the forced handling of low-resolution and high-resolution timers in 20 mess. The timers.c code is very "tightly coded" around jiffies and 27 high-res timers. 30 necessitate a more complex handling of high resolution timers, which 34 degrading other portions of the timers.c code in an unacceptable way. 38 the required readjusting of absolute CLOCK_REALTIME timers at 41 timers. [all …]
|
/openbmc/phosphor-fan-presence/control/ |
H A D | actions.cpp | 24 auto& timers = it->second; in call_actions_based_on_timer() local 25 auto timerIter = zone.findTimer(group, actions, timers); in call_actions_based_on_timer() 26 if (timerIter == timers.end()) in call_actions_based_on_timer() 31 else if (timerIter != timers.end()) in call_actions_based_on_timer() 34 timers.erase(timerIter); in call_actions_based_on_timer() 35 if (timers.empty()) in call_actions_based_on_timer()
|
/openbmc/linux/Documentation/devicetree/bindings/mips/brcm/ |
H A D | soc.txt | 148 timers that can be used. 153 "brcm,bcm7425-timers" 154 "brcm,bcm7429-timers" 155 "brcm,bcm7435-timers" and 156 "brcm,brcmstb-timers" 157 - reg : the timers register range 162 timers: timer@4067c0 { 163 compatible = "brcm,bcm7425-timers", "brcm,brcmstb-timers";
|
/openbmc/u-boot/arch/arm/cpu/armv7/sunxi/ |
H A D | timer.c | 33 struct sunxi_timer_reg *timers = in read_timer() local 35 struct sunxi_timer *timer = &timers->timer[TIMER_NUM]; in read_timer() 47 struct sunxi_timer_reg *timers = in timer_init() local 49 struct sunxi_timer *timer = &timers->timer[TIMER_NUM]; in timer_init()
|
/openbmc/linux/Documentation/devicetree/bindings/powerpc/fsl/ |
H A D | mpic-timer.txt | 1 * Freescale MPIC timers 12 all timers within the group can be used. 16 interrupts that correspond to available timers shall be present. 24 /* Another AMP partition is using timers 0 and 1 */
|
/openbmc/u-boot/doc/device-tree-bindings/timer/ |
H A D | atcpit100_timer.txt | 6 This timer is a set of compact multi-function timers, which can be 7 used as pulse width modulators (PWM) as well as simple timers. 12 Two 16-bit timers 13 Four 8-bit timers
|
/openbmc/linux/arch/x86/platform/intel-mid/ |
H A D | intel-mid.c | 52 x86_init.timers.setup_percpu_clockev = setup_boot_APIC_clock; in intel_mid_time_init() 97 x86_init.timers.timer_init = intel_mid_time_init; in x86_intel_mid_early_setup() 98 x86_init.timers.setup_percpu_clockev = x86_init_noop; in x86_intel_mid_early_setup()
|