Home
last modified time | relevance | path

Searched refs:tcg_gen_add_tl (Results 1 – 22 of 22) sorted by relevance

/openbmc/qemu/target/mips/tcg/
H A Dmxu_translate.c1151 tcg_gen_add_tl(t3, t0, t3); in gen_mxu_d16mac()
1152 tcg_gen_add_tl(t2, t1, t2); in gen_mxu_d16mac()
1155 tcg_gen_add_tl(t3, t0, t3); in gen_mxu_d16mac()
1160 tcg_gen_add_tl(t2, t1, t2); in gen_mxu_d16mac()
1271 tcg_gen_add_tl(t3, t1, t3); in gen_mxu_d16madl()
1272 tcg_gen_add_tl(t2, t0, t2); in gen_mxu_d16madl()
1275 tcg_gen_add_tl(t3, t1, t3); in gen_mxu_d16madl()
1280 tcg_gen_add_tl(t2, t0, t2); in gen_mxu_d16madl()
1344 tcg_gen_add_tl(t1, t1, t0); in gen_mxu_s16mad()
1418 tcg_gen_add_tl(t0, t6, t0); in gen_mxu_q8mul_mac()
[all …]
H A Dtranslate_addr_const.c30 tcg_gen_add_tl(cpu_gpr[rd], t0, t1); in gen_lsa()
51 tcg_gen_add_tl(cpu_gpr[rd], t0, t1); in gen_dlsa()
H A Docteon_translate.c58 tcg_gen_add_tl(t0, t0, t1); in trans_BADDU()
H A Dtranslate.c1420 tcg_gen_add_tl(ret, arg0, arg1); in gen_op_addr_add()
2558 tcg_gen_add_tl(t0, t1, t2); in gen_arith()
2572 tcg_gen_add_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]); in gen_arith()
2629 tcg_gen_add_tl(t0, t1, t2); in gen_arith()
2642 tcg_gen_add_tl(cpu_gpr[rd], cpu_gpr[rs], cpu_gpr[rt]); in gen_arith()
11156 tcg_gen_add_tl(t4, t2, t3); in gen_compute_compact_branch()
H A Dnanomips_translate.c.inc1363 tcg_gen_add_tl(t0, t1, t2);
/openbmc/qemu/target/tricore/
H A Dtranslate.c400 tcg_gen_add_tl(result, r1, r2); in gen_add_d()
408 tcg_gen_add_tl(cpu_PSW_AV, result, result); in gen_add_d()
434 tcg_gen_add_tl(cpu_PSW_AV, temp, temp); in gen_add64_d()
456 if (op1 == tcg_gen_add_tl) { in gen_addsub64_h()
466 if (op2 == tcg_gen_add_tl) { in gen_addsub64_h()
479 tcg_gen_add_tl(temp, ret_low, ret_low); in gen_addsub64_h()
481 tcg_gen_add_tl(cpu_PSW_AV, ret_high, ret_high); in gen_addsub64_h()
514 tcg_gen_add_tl(cpu_PSW_AV, ret, ret); in gen_madd32_d()
545 tcg_gen_add_tl(cpu_PSW_AV, t4, t4); in gen_madd64_d()
578 tcg_gen_add_tl(cpu_PSW_AV, ret_high, ret_high); in gen_maddu64_d()
[all …]
/openbmc/qemu/target/riscv/insn_trans/
H A Dtrans_rvb.c.inc319 tcg_gen_add_tl(tmp, tmp, low7);
342 tcg_gen_add_tl(ret, t, arg2); \
429 tcg_gen_add_tl(ret, t, arg2); \
453 tcg_gen_add_tl(ret, t, arg2);
H A Dtrans_xthead.c.inc119 tcg_gen_add_tl(ret, t, arg1); \
508 return gen_th_mac(ctx, a, tcg_gen_add_tl, NULL);
516 return gen_th_mac(ctx, a, tcg_gen_add_tl, tcg_gen_ext16s_tl);
525 return gen_th_mac(ctx, a, tcg_gen_add_tl, NULL);
H A Dtrans_rvi.c.inc469 return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, NULL);
614 return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, tcg_gen_add2_tl);
797 return gen_arith(ctx, a, EXT_NONE, tcg_gen_add_tl, NULL);
/openbmc/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_arith.c.inc193 tcg_gen_add_tl(dest, t0, src2);
263 TRANS(add_w, ALL, gen_rrr, EXT_NONE, EXT_NONE, EXT_SIGN, tcg_gen_add_tl)
264 TRANS(add_d, 64, gen_rrr, EXT_NONE, EXT_NONE, EXT_NONE, tcg_gen_add_tl)
H A Dtrans_vec.c.inc5504 tcg_gen_add_tl(addr, src1, src2);
/openbmc/qemu/include/tcg/
H A Dtcg-op.h177 #define tcg_gen_add_tl tcg_gen_add_i64 macro
297 #define tcg_gen_add_tl tcg_gen_add_i32
/openbmc/qemu/target/loongarch/tcg/
H A Dtranslate.c243 tcg_gen_add_tl(temp, base, addend); in make_address_x()
/openbmc/qemu/target/i386/tcg/
H A Demit.c.inc97 tcg_gen_add_tl(s->A0, ea, ofs);
1183 tcg_gen_add_tl(s->T0, c_in, s->T1);
1187 tcg_gen_add_tl(s->T0, s->T0, s->T1);
1188 tcg_gen_add_tl(s->T0, s->T0, c_in);
1263 tcg_gen_add_tl(s->T0, s->T0, s->T1);
1703 tcg_gen_add_tl(newv, s->cc_srcT, s->T1);
1954 tcg_gen_add_tl(s->T0, s->T0, s->T1);
2202 tcg_gen_add_tl(s->T0, s->T0, s->T1);
3460 tcg_gen_add_tl(high, s->T0, decode->cc_dst);
3461 tcg_gen_add_tl(high, high, s->T0);
[all …]
H A Dtranslate.c517 tcg_gen_add_tl(s->tmp0, cpu_regs[reg], val); in gen_op_add_reg()
664 tcg_gen_add_tl(dest, a0, seg); in gen_lea_v_seg_dest()
667 tcg_gen_add_tl(dest, dest, seg); in gen_lea_v_seg_dest()
669 tcg_gen_add_tl(dest, a0, seg); in gen_lea_v_seg_dest()
1695 tcg_gen_add_tl(s->A0, ea, cpu_regs[a.base]); in gen_lea_modrm_1()
/openbmc/qemu/target/hexagon/
H A Dmacros.h431 tcg_gen_add_tl(EA, REG, tmp); \
458 #define fPM_M(REG, MVAL) tcg_gen_add_tl(REG, REG, MVAL)
H A DREADME115 tcg_gen_add_tl(RdV, RsV, RtV)
H A Dgen_tcg.h60 tcg_gen_add_tl(RxV, RxV, MuV); \
/openbmc/qemu/target/ppc/
H A Dtranslate.c1709 tcg_gen_add_tl(t0, arg1, arg2); in gen_op_arith_add()
1711 tcg_gen_add_tl(t0, t0, ca); in gen_op_arith_add()
1729 tcg_gen_add_tl(t0, arg1, arg2); in gen_op_arith_add()
1731 tcg_gen_add_tl(t0, t0, ca); in gen_op_arith_add()
1910 tcg_gen_add_tl(t0, arg2, cpu_ca); in gen_op_arith_subf()
1915 tcg_gen_add_tl(t0, t0, inv1); in gen_op_arith_subf()
1939 tcg_gen_add_tl(t0, t0, cpu_ca); in gen_op_arith_subf()
2510 tcg_gen_add_tl(EA, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); in gen_addr_reg_index()
2548 tcg_gen_add_tl(ea, cpu_gpr[ra], displ); in do_ea_calc()
4853 tcg_gen_add_tl(t0, cpu_gpr[rt], t1); in gen_405_mulladd_insn()
[all …]
/openbmc/qemu/target/sparc/
H A Dtranslate.c446 tcg_gen_add_tl(dst, src1, src2); in gen_op_addc()
447 tcg_gen_add_tl(dst, dst, gen_carry32()); in gen_op_addc()
457 tcg_gen_add_tl(dst, src1, src2); in gen_op_addxc()
458 tcg_gen_add_tl(dst, dst, cpu_cc_C); in gen_op_addxc()
3728 TRANS(ADD, ALL, do_arith, a, tcg_gen_add_tl, tcg_gen_addi_tl, gen_op_addcc) in TRANS() argument
4041 tcg_gen_add_tl(tmp, s1, s2); in TRANS()
4054 tcg_gen_add_tl(tmp, s1, s2); in gen_op_alignaddrl()
4069 tcg_gen_add_tl(dst, s1, s2); in TRANS()
4246 tcg_gen_add_tl(sum, src1, cpu_regs[a->rs2_or_imm]); in do_add_special()
4361 tcg_gen_add_tl(tmp, addr, cpu_regs[rs2_or_imm]); in gen_ldst_addr()
/openbmc/qemu/target/avr/
H A Dtranslate.c299 tcg_gen_add_tl(R, Rd, Rr); /* Rd = Rd + Rr */ in trans_ADD()
322 tcg_gen_add_tl(R, Rd, Rr); /* R = Rd + Rr + Cf */ in trans_ADC()
323 tcg_gen_add_tl(R, R, cpu_Cf); in trans_ADC()
/openbmc/qemu/target/riscv/
H A Dtranslate.c612 tcg_gen_add_tl(addr, src1, offs); in get_address_indexed()