Home
last modified time | relevance | path

Searched refs:smu_cmn_update_table (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Dsmu_cmn.c859 int smu_cmn_update_table(struct smu_context *smu, in smu_cmn_update_table() function
910 return smu_cmn_update_table(smu, in smu_cmn_write_watermarks_table()
921 return smu_cmn_update_table(smu, in smu_cmn_write_pptable()
940 ret = smu_cmn_update_table(smu, in smu_cmn_get_metrics_table()
962 return smu_cmn_update_table(smu, in smu_cmn_get_combo_pptable()
H A Dsmu_cmn.h102 int smu_cmn_update_table(struct smu_context *smu,
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_0_ppt.c1129 ret = smu_cmn_update_table(smu, in smu_v13_0_0_get_overdrive_table()
1145 ret = smu_cmn_update_table(smu, in smu_v13_0_0_upload_overdrive_table()
2062 result = smu_cmn_update_table(smu, in smu_v13_0_0_get_power_profile_mode()
2122 ret = smu_cmn_update_table(smu, in smu_v13_0_0_set_power_profile_mode()
2155 ret = smu_cmn_update_table(smu, in smu_v13_0_0_set_power_profile_mode()
2279 r = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in smu_v13_0_0_i2c_xfer()
2557 ret = smu_cmn_update_table(smu, in smu_v13_0_0_get_ecc_info()
H A Dsmu_v13_0_7_ppt.c1110 ret = smu_cmn_update_table(smu, in smu_v13_0_7_get_overdrive_table()
1126 ret = smu_cmn_update_table(smu, in smu_v13_0_7_upload_overdrive_table()
2015 result = smu_cmn_update_table(smu, in smu_v13_0_7_get_power_profile_mode()
2071 ret = smu_cmn_update_table(smu, in smu_v13_0_7_set_power_profile_mode()
2100 ret = smu_cmn_update_table(smu, in smu_v13_0_7_set_power_profile_mode()
H A Daldebaran_ppt.c1523 r = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in aldebaran_i2c_xfer()
1844 ret = smu_cmn_update_table(smu, in aldebaran_get_ecc_info()
H A Dsmu_v13_0_5_ppt.c502 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in smu_v13_0_5_set_default_dpm_tables()
H A Dyellow_carp_ppt.c633 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in yellow_carp_set_default_dpm_tables()
H A Dsmu_v13_0.c2400 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, in smu_v13_0_set_default_dpm_tables()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/
H A Dsmu_v12_0.c205 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in smu_v12_0_set_default_dpm_tables()
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dnavi10_ppt.c1957 result = smu_cmn_update_table(smu, in navi10_get_power_profile_mode()
2028 ret = smu_cmn_update_table(smu, in navi10_set_power_profile_mode()
2072 ret = smu_cmn_update_table(smu, in navi10_set_power_profile_mode()
2540 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)boot_od_table, false); in navi10_set_default_od_settings()
2677 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)od_table, true); in navi10_od_edit_dpm_table()
3040 r = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in navi10_i2c_xfer()
3480 return smu_cmn_update_table(smu, in navi10_set_config_table()
H A Darcturus_ppt.c1418 result = smu_cmn_update_table(smu, in arcturus_get_power_profile_mode()
1487 ret = smu_cmn_update_table(smu, in arcturus_set_power_profile_mode()
1522 ret = smu_cmn_update_table(smu, in arcturus_set_power_profile_mode()
2116 r = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in arcturus_i2c_xfer()
H A Dsienna_cichlid_ppt.c1639 result = smu_cmn_update_table(smu, in sienna_cichlid_get_power_profile_mode()
1713 ret = smu_cmn_update_table(smu, in sienna_cichlid_set_power_profile_mode()
1757 ret = smu_cmn_update_table(smu, in sienna_cichlid_set_power_profile_mode()
2172 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, in sienna_cichlid_set_default_od_settings()
2363 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)od_table, true); in sienna_cichlid_od_edit_dpm_table()
3801 r = smu_cmn_update_table(smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in sienna_cichlid_i2c_xfer()
4082 ret = smu_cmn_update_table(smu, in sienna_cichlid_get_ecc_info()
4291 return smu_cmn_update_table(smu, in sienna_cichlid_set_config_table()
H A Dsmu_v11_0.c2182 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)user_od_table, true); in smu_v11_0_restore_user_od_settings()
H A Dvangogh_ppt.c2200 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in vangogh_set_default_dpm_tables()