/openbmc/u-boot/drivers/mmc/ |
H A D | zynq_sdhci.c | 65 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset() 84 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset() 104 sdhci_writew(host, ctrl, SDHCI_HOST_CTRL2); in arasan_sdhci_execute_tuning() 129 sdhci_writew(host, SDHCI_MAKE_BLKSZ(SDHCI_DEFAULT_BOUNDARY_ARG, in arasan_sdhci_execute_tuning() 132 sdhci_writew(host, data.blocks, SDHCI_BLOCK_COUNT); in arasan_sdhci_execute_tuning() 133 sdhci_writew(host, SDHCI_TRNS_READ, SDHCI_TRANSFER_MODE); in arasan_sdhci_execute_tuning() 189 sdhci_writew(host, reg, SDHCI_HOST_CTRL2); in arasan_sdhci_set_control_reg() 215 sdhci_writew(host, reg, SDHCI_HOST_CTRL2); in arasan_sdhci_set_control_reg()
|
H A D | sdhci.c | 248 sdhci_writew(host, SDHCI_MAKE_BLKSZ(SDHCI_DEFAULT_BOUNDARY_ARG, 251 sdhci_writew(host, data->blocks, SDHCI_BLOCK_COUNT); 252 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE); 264 sdhci_writew(host, SDHCI_MAKE_CMD(cmd->cmdidx, flags), SDHCI_COMMAND); 348 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); 403 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); 419 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); 526 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL_2);
|
H A D | xenon_sdhci.c | 248 sdhci_writew(host, var, SDHCI_CLOCK_CONTROL); in xenon_mmc_phy_set() 262 sdhci_writew(host, var, SDHCI_CLOCK_CONTROL); in xenon_mmc_phy_set()
|
/openbmc/linux/drivers/mmc/host/ |
H A D | sdhci-milbeaut.c | 94 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 99 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset() 193 sdhci_writew(host, ctl, F_SDH30_AHB_CONFIG); in sdhci_milbeaut_vendor_init() 220 sdhci_writew(host, ctl, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init()
|
H A D | sdhci-pci-arasan.c | 111 sdhci_writew(host, data, PHY_DAT_REG); in arasan_phy_write() 112 sdhci_writew(host, (PHY_WRITE | offset), PHY_ADDR_REG); in arasan_phy_write() 120 sdhci_writew(host, 0, PHY_DAT_REG); in arasan_phy_read() 121 sdhci_writew(host, offset, PHY_ADDR_REG); in arasan_phy_read()
|
H A D | sdhci-pci-o2micro.c | 207 sdhci_writew(host, reg, O2_SD_VENDOR_SETTING); in sdhci_o2_set_tuning_mode() 340 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning() 352 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 376 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning() 422 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning() 569 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 574 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk() 589 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_pci_o2_set_clock() 672 sdhci_writew(host, scratch16, O2_SD_PCIE_SWITCH); in sdhci_pci_o2_init_sd_express()
|
H A D | sdhci-pci-gli.c | 333 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750() 353 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750() 528 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9750_set_clock() 727 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9755_set_clock() 933 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9767_set_clock() 1044 sdhci_writew(host, value, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express() 1078 sdhci_writew(host, value, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express() 1244 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_set_gl9763e_signaling() 1266 sdhci_writew(host, GLI_9763E_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in sdhci_gl9763e_cqe_enable() 1292 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_gl9763e_cqe_post_disable() [all …]
|
H A D | sdhci.c | 135 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_do_enable_v4_mode() 345 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_config_dma() 1097 sdhci_writew(host, in sdhci_set_block_info() 1107 sdhci_writew(host, 0, SDHCI_BLOCK_COUNT); in sdhci_set_block_info() 1108 sdhci_writew(host, data->blocks, SDHCI_32BIT_BLK_CNT); in sdhci_set_block_info() 1110 sdhci_writew(host, data->blocks, SDHCI_BLOCK_COUNT); in sdhci_set_block_info() 1435 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_auto_cmd_select() 1461 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_set_transfer_mode() 1465 sdhci_writew(host, mode & ~(SDHCI_TRNS_AUTO_CMD12 | in sdhci_set_transfer_mode() 1488 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE); in sdhci_set_transfer_mode() [all …]
|
H A D | sdhci-sprd.c | 181 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off() 190 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on() 236 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in _sdhci_sprd_set_clock() 296 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_sprd_set_clock() 375 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_set_uhs_signaling() 563 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_hs400_enhanced_strobe()
|
H A D | sdhci-of-at91.c | 78 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 86 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock() 97 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
|
H A D | sdhci_f_sdh30.c | 78 sdhci_writew(host, 0xBC01, SDHCI_CLOCK_CONTROL); in sdhci_f_sdh30_reset() 177 sdhci_writew(host, ctrl, F_SDH30_AHB_CONFIG); in sdhci_f_sdh30_probe()
|
H A D | sdhci-s3c.c | 379 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 388 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 398 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock() 414 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
|
H A D | sdhci-of-dwcmshc.c | 187 sdhci_writew(host, ctrl, priv->vendor_specific_area1 + DWCMSHC_EMMC_CONTROL); in dwcmshc_set_uhs_signaling() 192 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in dwcmshc_set_uhs_signaling() 594 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in dwcmshc_disable_card_clk() 700 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in dwcmshc_enable_card_clk()
|
H A D | sdhci-pci-dwc-mshc.c | 70 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_snps_set_clock()
|
H A D | sdhci-pxav2.c | 146 sdhci_writew(host, 0, SDHCI_TRANSFER_MODE); in pxav1_request_done() 147 sdhci_writew(host, SDHCI_MAKE_CMD(MMC_GO_IDLE_STATE, SDHCI_CMD_RESP_NONE), in pxav1_request_done()
|
H A D | sdhci-brcmstb.c | 90 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_brcmstb_set_clock() 124 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_brcmstb_set_uhs_signaling()
|
H A D | sdhci.h | 684 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function 731 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function
|
H A D | sdhci-xenon.c | 219 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in xenon_set_uhs_signaling() 299 sdhci_writew(host, reg, SDHCI_HOST_CONTROL2); in xenon_set_ios()
|
H A D | sdhci-xenon-phy.c | 641 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set() 665 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set()
|
H A D | sdhci-tegra.c | 267 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk() 1202 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in tegra_cqhci_writel() 1252 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_enable() 1335 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_post_disable()
|
H A D | sdhci-acpi.c | 555 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios() 559 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios()
|
H A D | sdhci-of-arasan.c | 413 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_arasan_set_clock() 418 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_arasan_set_clock() 1090 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
|
H A D | sdhci-st.c | 304 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_st_set_uhs_signaling()
|
H A D | sdhci-pxav3.c | 292 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in pxav3_set_uhs_signaling()
|
/openbmc/u-boot/include/ |
H A D | sdhci.h | 292 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function 339 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function
|