Searched refs:rgu (Results 1 – 8 of 8) sorted by relevance
/openbmc/linux/arch/arm/boot/dts/nxp/lpc/ |
H A D | lpc18xx.dtsi | 79 resets = <&rgu 37>; 91 resets = <&rgu 19>; 110 resets = <&rgu 53>; 120 resets = <&rgu 20>; 129 resets = <&rgu 17>; 141 resets = <&rgu 18>; 150 resets = <&rgu 21>; 167 resets = <&rgu 16>; 177 resets = <&rgu 27>; 189 resets = <&rgu 22>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/reset/ |
H A D | nxp,lpc1850-rgu.txt | 8 - compatible: Should be "nxp,lpc1850-rgu" 65 rgu: reset-controller@40053000 { 66 compatible = "nxp,lpc1850-rgu"; 81 resets = <&rgu 22>;
|
/openbmc/linux/drivers/net/dsa/sja1105/ |
H A D | sja1105_spi.c | 183 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105et_reset_cmd() 193 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105pqrs_reset_cmd() 207 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &switch_reset, NULL); in sja1110_reset_cmd() 418 .rgu = 0x100440, 454 .rgu = 0x100440, 493 .rgu = SJA1110_RGU_ADDR(0x100), /* Reset Control Register 0 */
|
H A D | sja1105.h | 66 u64 rgu; member
|
/openbmc/linux/Documentation/devicetree/bindings/net/ |
H A D | nxp,lpc1850-dwmac.txt | 18 resets = <&rgu 22>;
|
/openbmc/linux/Documentation/devicetree/bindings/nvmem/ |
H A D | lpc1857-eeprom.txt | 26 resets = <&rgu 27>;
|
/openbmc/linux/Documentation/devicetree/bindings/gpio/ |
H A D | nxp,lpc1850-gpio.txt | 39 resets = <&rgu 28>;
|
/openbmc/linux/Documentation/devicetree/bindings/mtd/ |
H A D | nxp-spifi.txt | 42 resets = <&rgu 53>;
|