Home
last modified time | relevance | path

Searched refs:reg_read (Results 1 – 25 of 276) sorted by relevance

12345678910>>...12

/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_dfs.c74 reg = reg_read(REG_SDRAM_OPERATION_ADDR) & in wait_refresh_op_complete()
132 reg = reg_read(REG_DFS_ADDR); in ddr3_dfs_high_2_low()
141 reg = reg_read(REG_METAL_MASK_ADDR); in ddr3_dfs_high_2_low()
148 reg = reg_read(REG_DFS_ADDR); in ddr3_dfs_high_2_low()
182 reg = reg_read(REG_SDRAM_OPERATION_ADDR) & in ddr3_dfs_high_2_low()
187 reg = reg_read(REG_REGISTERED_DRAM_CTRL_ADDR); in ddr3_dfs_high_2_low()
197 reg = reg_read(REG_DDR3_MR1_CS_ADDR + in ddr3_dfs_high_2_low()
206 reg = reg_read(REG_DFS_ADDR); in ddr3_dfs_high_2_low()
212 reg = ((reg_read(REG_DFS_ADDR)) & (1 << REG_DFS_ATSR_OFFS)); in ddr3_dfs_high_2_low()
219 reg = reg_read(CPU_PLL_CLOCK_DIVIDER_CNTRL0); in ddr3_dfs_high_2_low()
[all …]
H A Dddr3_write_leveling.c75 reg = reg_read(REG_DUNIT_CTRL_LOW_ADDR); in ddr3_write_leveling_hw()
89 reg = reg_read(REG_DRAM_TRAINING_SHADOW_ADDR) | in ddr3_write_leveling_hw()
95 reg = reg_read(REG_DRAM_TRAINING_SHADOW_ADDR) & in ddr3_write_leveling_hw()
99 reg = reg_read(REG_DRAM_TRAINING_ADDR); in ddr3_write_leveling_hw()
162 reg = reg_read(REG_DUNIT_CTRL_LOW_ADDR) | in ddr3_write_leveling_hw()
218 reg = reg_read(REG_DRAM_TRAINING_2_ADDR) | in ddr3_wl_supplement()
251 (reg_read(REG_DRAM_TRAINING_2_ADDR) in ddr3_wl_supplement()
400 (reg_read(REG_DRAM_TRAINING_2_ADDR) in ddr3_wl_supplement()
450 reg = reg_read(REG_DRAM_TRAINING_2_ADDR); in ddr3_wl_supplement()
455 reg = reg_read(REG_DRAM_TRAINING_1_ADDR) | in ddr3_wl_supplement()
[all …]
H A Dddr3_init.c71 printf("0x%08x = 0x%08x\n", reg, reg_read(reg)); in debug_print_reg()
226 win_backup[ui] = reg_read(win_ctrl_reg + 0x4 * ui); in ddr3_save_and_set_training_windows()
377 soc_num = (reg_read(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> in ddr3_init_main()
394 reg = (reg_read(REG_DDRPHY_APLL_CTRL_ADDR) & ~(1 << 25)); in ddr3_init_main()
452 if (reg_read(REG_BOOTROM_ROUTINE_ADDR) & in ddr3_init_main()
473 reg = reg_read(REG_SDRAM_CONFIG_ADDR); in ddr3_init_main()
495 reg = reg_read(REG_SDRAM_CONFIG_ADDR); in ddr3_init_main()
512 reg = reg_read(REG_TRAINING_DEBUG_3_ADDR); in ddr3_init_main()
538 if ((ddr_width == 64) && (reg_read(REG_DDR_IO_ADDR) & in ddr3_init_main()
571 reg = reg_read(REG_STATIC_DRAM_DLB_CONTROL); in ddr3_init_main()
[all …]
H A Dddr3_hw_training.c105 reg = reg_read(REG_SDRAM_CONFIG_ADDR); in ddr3_hw_training()
114 reg = reg_read(REG_SDRAM_CONFIG_ADDR); in ddr3_hw_training()
123 reg = reg_read(REG_DUNIT_CTRL_LOW_ADDR); in ddr3_hw_training()
129 reg = reg_read(REG_DDR3_MR0_ADDR) >> 2; in ddr3_hw_training()
131 reg = reg_read(REG_DDR3_MR0_CS_ADDR) >> 2; in ddr3_hw_training()
139 reg = reg_read(REG_DDR3_MR2_ADDR) >> REG_DDR3_MR2_CWL_OFFS; in ddr3_hw_training()
141 reg = reg_read(REG_DDR3_MR2_CS_ADDR) >> REG_DDR3_MR2_CWL_OFFS; in ddr3_hw_training()
170 if (reg_read(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS)) in ddr3_hw_training()
518 reg = reg_read(REG_SDRAM_TIMING_HIGH_ADDR); in ddr3_set_performance_params()
567 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_write_pup_reg()
[all …]
H A Dddr3_read_leveling.c78 reg = reg_read(REG_DRAM_TRAINING_SHADOW_ADDR) | in ddr3_read_leveling_hw()
84 reg = reg_read(REG_DRAM_TRAINING_SHADOW_ADDR) & in ddr3_read_leveling_hw()
89 if (reg_read(REG_DRAM_TRAINING_SHADOW_ADDR) & in ddr3_read_leveling_hw()
151 reg_read(REG_READ_DATA_READY_DELAYS_ADDR) & in ddr3_read_leveling_hw()
154 reg_read(REG_READ_DATA_SAMPLE_DELAYS_ADDR) & in ddr3_read_leveling_hw()
188 reg = reg_read(REG_DRAM_TRAINING_2_ADDR) | in ddr3_read_leveling_sw()
207 reg = reg_read(REG_DRAM_TRAINING_2_ADDR) & in ddr3_read_leveling_sw()
219 reg = reg_read(REG_READ_DATA_SAMPLE_DELAYS_ADDR); in ddr3_read_leveling_sw()
227 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_sw()
298 reg = reg_read(REG_DRAM_TRAINING_2_ADDR) | in ddr3_read_leveling_sw()
[all …]
H A Dxor.c27 xor_regs_ctrl_backup = reg_read(XOR_WINDOW_CTRL_REG(0, 0)); in mv_sys_xor_init()
29 xor_regs_base_backup[ui] = reg_read(XOR_BASE_ADDR_REG(0, ui)); in mv_sys_xor_init()
31 xor_regs_mask_backup[ui] = reg_read(XOR_SIZE_MASK_REG(0, ui)); in mv_sys_xor_init()
145 val = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))) in mv_xor_ctrl_set()
171 tmp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_mem_init()
261 tmp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_transfer()
351 state = reg_read(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_state_get()
/openbmc/linux/arch/x86/pci/
H A Dce4100.c61 static void reg_read(struct sim_dev_reg *reg, u32 *value) in reg_read() function
81 reg_read(reg, value); in ehci_reg_read()
94 reg_read(reg, value); in sata_revid_read()
104 DEFINE_REG(2, 0, 0x10, (16*MB), reg_init, reg_read, reg_write)
105 DEFINE_REG(2, 0, 0x14, (256), reg_init, reg_read, reg_write)
106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write)
108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write)
109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write)
110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write)
[all …]
/openbmc/u-boot/arch/arm/mach-mvebu/serdes/axp/
H A Dhigh_speed_env_lib.c142 if ((reg_read(GPP_DATA_IN_REG(2)) & MV_GPP66) == 0x0) in board_modules_scan()
174 sar = reg_read(MPP_SAMPLE_AT_RESET(0)); in board_cpu_freq_get()
175 sar_msb = reg_read(MPP_SAMPLE_AT_RESET(1)); in board_cpu_freq_get()
284 if (reg_read(REG_BOOTROM_ROUTINE_ADDR) & in serdes_phy_config()
304 cpu_avs = reg_read(CPU_AVS_CONTROL2_REG); in serdes_phy_config()
311 tmp2 = reg_read(CPU_AVS_CONTROL0_REG); in serdes_phy_config()
319 fabric_freq = (reg_read(MPP_SAMPLE_AT_RESET(0)) & in serdes_phy_config()
324 core_avs = reg_read(CORE_AVS_CONTROL_0REG); in serdes_phy_config()
336 core_avs = reg_read(CORE_AVS_CONTROL_2REG); in serdes_phy_config()
342 tmp2 = reg_read(GENERAL_PURPOSE_RESERVED0_REG); in serdes_phy_config()
[all …]
/openbmc/u-boot/arch/arm/mach-mvebu/serdes/a38x/
H A Dctrl_pex.c44 tmp = reg_read(PEX_CAPABILITIES_REG(pex_idx)); in hws_pex_config()
50 tmp = reg_read(SOC_CTRL_REG); in hws_pex_config()
112 tmp = reg_read(PEX_DBG_STATUS_REG(pex_idx)); in hws_pex_config()
123 temp_pex_reg = reg_read((PEX_CFG_DIRECT_ACCESS in hws_pex_config()
129 temp_reg = (reg_read(PEX_CFG_DIRECT_ACCESS( in hws_pex_config()
171 tmp = reg_read(PEX_LINK_CTRL_STATUS2_REG(pex_idx)); in hws_pex_config()
179 tmp = reg_read(PEX_CTRL_REG(pex_idx)); in hws_pex_config()
215 dev_id = reg_read(PEX_CFG_DIRECT_ACCESS in hws_pex_config()
239 pex_status = reg_read(PEX_STATUS_REG(pex_if)); in pex_local_bus_num_set()
254 pex_status = reg_read(PEX_STATUS_REG(pex_if)); in pex_local_dev_num_set()
[all …]
H A Dsys_env_lib.c60 value = (reg_read(DEVICE_SAMPLE_AT_RESET1_REG) >> 15) & 0x1; in mv_board_tclk_get()
121 reg = reg_read(MPP_CONTROL_REG(MPP_REG_NUM(gpio))); in sys_env_suspend_wakeup_check()
127 reg = reg_read(GPP_DATA_OUT_EN_REG(GPP_REG_NUM(gpio))); in sys_env_suspend_wakeup_check()
135 reg = reg_read(GPP_DATA_IN_REG(GPP_REG_NUM(gpio))); in sys_env_suspend_wakeup_check()
191 u32 default_ctrl_id, ctrl_id = reg_read(DEV_ID_REG); in sys_env_model_get()
229 g_dev_id = reg_read(DEVICE_SAMPLE_AT_RESET1_REG); in sys_env_device_id_get()
256 value = reg_read(DEV_VERSION_ID_REG); in sys_env_device_rev_get()
/openbmc/linux/drivers/base/regmap/
H A Dregmap-mmio.c27 unsigned int (*reg_read)(struct regmap_mmio_context *ctx, member
322 *val = ctx->reg_read(ctx, reg); in regmap_mmio_read()
400 .reg_read = regmap_mmio_read,
450 ctx->reg_read = regmap_mmio_ioread8; in regmap_mmio_gen_context()
453 ctx->reg_read = regmap_mmio_read8_relaxed; in regmap_mmio_gen_context()
456 ctx->reg_read = regmap_mmio_read8; in regmap_mmio_gen_context()
462 ctx->reg_read = regmap_mmio_ioread16le; in regmap_mmio_gen_context()
465 ctx->reg_read = regmap_mmio_read16le_relaxed; in regmap_mmio_gen_context()
468 ctx->reg_read = regmap_mmio_read16le; in regmap_mmio_gen_context()
474 ctx->reg_read = regmap_mmio_ioread32le; in regmap_mmio_gen_context()
[all …]
H A Dregmap-fsi.c37 .reg_read = regmap_fsi32_reg_read,
62 .reg_read = regmap_fsi32le_reg_read,
91 .reg_read = regmap_fsi16_reg_read,
120 .reg_read = regmap_fsi16le_reg_read,
149 .reg_read = regmap_fsi8_reg_read,
/openbmc/u-boot/board/micronas/vct/
H A Dtop.c38 reg.reg = reg_read(FWSRAM_TOP_SCL_CFG(FWSRAM_BASE)); in top_read_pin()
41 reg.reg = reg_read(FWSRAM_TOP_SDA_CFG(FWSRAM_BASE)); in top_read_pin()
44 reg.reg = reg_read(FWSRAM_TOP_TDO_CFG(FWSRAM_BASE)); in top_read_pin()
47 reg.reg = reg_read(FWSRAM_TOP_GPIO2_0_CFG(FWSRAM_BASE)); in top_read_pin()
56 reg.reg = reg_read(FWSRAM_BASE + FWSRAM_TOP_GPIO2_1_CFG_OFFS + in top_read_pin()
60 reg.reg = reg_read(TOP_BASE + (pin * 4)); in top_read_pin()
130 reg.reg = reg_read(TOP_BASE + (pin * 4)); in top_set_pin()
/openbmc/linux/sound/i2c/other/
H A Dak4117.c32 static inline unsigned char reg_read(struct ak4117 *ak4117, unsigned char reg) in reg_read() function
44 …printk(KERN_DEBUG "reg[%02x] = %02x (%02x)\n", i, reg_read(ak4117, i), i < sizeof(ak4117->regmap) …
85 chip->rcs0 = reg_read(chip, AK4117_REG_RCS0) & ~(AK4117_QINT | AK4117_CINT | AK4117_STC); in snd_ak4117_create()
86 chip->rcs1 = reg_read(chip, AK4117_REG_RCS1); in snd_ak4117_create()
87 chip->rcs2 = reg_read(chip, AK4117_REG_RCS2); in snd_ak4117_create()
176 ucontrol->value.integer.value[0] = ((reg_read(chip, reg) & (1 << bit)) ? 1 : 0) ^ inv; in snd_ak4117_in_bit_get()
230 ucontrol->value.integer.value[0] = external_rate(reg_read(chip, AK4117_REG_RCS1)); in snd_ak4117_rate_get()
248 ucontrol->value.iec958.status[i] = reg_read(chip, AK4117_REG_RXCSB0 + i); in snd_ak4117_spdif_get()
283 tmp = reg_read(chip, AK4117_REG_Pc0) | (reg_read(chip, AK4117_REG_Pc1) << 8); in snd_ak4117_spdif_pget()
285 tmp = reg_read(chip, AK4117_REG_Pd0) | (reg_read(chip, AK4117_REG_Pd1) << 8); in snd_ak4117_spdif_pget()
[all …]
H A Dak4113.c37 static inline unsigned char reg_read(struct ak4113 *ak4113, unsigned char reg) in reg_read() function
83 chip->rcs0 = reg_read(chip, AK4113_REG_RCS0) & ~(AK4113_QINT | in snd_ak4113_create()
85 chip->rcs1 = reg_read(chip, AK4113_REG_RCS1); in snd_ak4113_create()
86 chip->rcs2 = reg_read(chip, AK4113_REG_RCS2); in snd_ak4113_create()
207 ((reg_read(chip, reg) & (1 << bit)) ? 1 : 0) ^ inv; in snd_ak4113_in_bit_get()
264 ucontrol->value.integer.value[0] = external_rate(reg_read(chip, in snd_ak4113_rate_get()
284 ucontrol->value.iec958.status[i] = reg_read(chip, in snd_ak4113_spdif_get()
322 tmp = reg_read(chip, AK4113_REG_Pc0) | in snd_ak4113_spdif_pget()
323 (reg_read(chip, AK4113_REG_Pc1) << 8); in snd_ak4113_spdif_pget()
325 tmp = reg_read(chip, AK4113_REG_Pd0) | in snd_ak4113_spdif_pget()
[all …]
H A Dak4114.c36 static inline unsigned char reg_read(struct ak4114 *ak4114, unsigned char reg) in reg_read() function
48 …printk(KERN_DEBUG "reg[%02x] = %02x (%02x)\n", i, reg_read(ak4114, i), i < ARRAY_SIZE(ak4114->regm…
97 chip->rcs0 = reg_read(chip, AK4114_REG_RCS0) & ~(AK4114_QINT | AK4114_CINT); in snd_ak4114_create()
98 chip->rcs1 = reg_read(chip, AK4114_REG_RCS1); in snd_ak4114_create()
202 ucontrol->value.integer.value[0] = ((reg_read(chip, reg) & (1 << bit)) ? 1 : 0) ^ inv; in snd_ak4114_in_bit_get()
221 ucontrol->value.integer.value[0] = external_rate(reg_read(chip, AK4114_REG_RCS1)); in snd_ak4114_rate_get()
239 ucontrol->value.iec958.status[i] = reg_read(chip, AK4114_REG_RXCSB0 + i); in snd_ak4114_spdif_get()
296 tmp = reg_read(chip, AK4114_REG_Pc0) | (reg_read(chip, AK4114_REG_Pc1) << 8); in snd_ak4114_spdif_pget()
298 tmp = reg_read(chip, AK4114_REG_Pd0) | (reg_read(chip, AK4114_REG_Pd1) << 8); in snd_ak4114_spdif_pget()
317 ucontrol->value.bytes.data[i] = reg_read(chip, AK4114_REG_QSUB_ADDR + i); in snd_ak4114_spdif_qget()
[all …]
/openbmc/linux/drivers/firewire/
H A Dinit_ohci1394_dma.c45 static inline u32 reg_read(const struct ohci *ohci, int offset) in reg_read() function
61 if (reg_read(ohci, OHCI1394_PhyControl) & 0x80000000) in get_phy_reg()
65 r = reg_read(ohci, OHCI1394_PhyControl); in get_phy_reg()
78 if (!(reg_read(ohci, OHCI1394_PhyControl) & 0x00004000)) in set_phy_reg()
92 if (!(reg_read(ohci, OHCI1394_HCControlSet) in init_ohci1394_soft_reset()
110 bus_options = reg_read(ohci, OHCI1394_BusOptions); in init_ohci1394_initialize()
183 events = reg_read(ohci, OHCI1394_IntEventSet); in init_ohci1394_wait_for_busresets()
/openbmc/u-boot/arch/arm/mach-mvebu/
H A Ddram.c123 xor_ctrl_save = reg_read(XOR_WINDOW_CTRL_REG(SCRB_XOR_UNIT, in mv_xor_init2()
125 xor_base_save = reg_read(XOR_BASE_ADDR_REG(SCRB_XOR_UNIT, in mv_xor_init2()
127 xor_mask_save = reg_read(XOR_SIZE_MASK_REG(SCRB_XOR_UNIT, in mv_xor_init2()
178 temp = reg_read(REG_SDRAM_CONFIG_ADDR); in dram_ecc_scrubbing()
208 temp = reg_read(REG_SDRAM_CONFIG_ADDR); in dram_ecc_scrubbing()
215 if (reg_read(REG_SDRAM_CONFIG_ADDR) & (1 << REG_SDRAM_CONFIG_ECC_OFFS)) in ecc_enabled()
226 if (reg_read(REG_SDRAM_CONFIG_ADDR) & (1 << REG_SDRAM_CONFIG_WIDTH_OFFS)) in bus_width()
244 int val = reg_read(REG_DUNIT_CTRL_LOW_ADDR); in cycle_mode()
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr_plat.c195 if ((reg_read(TSEN_CONTROL_MSB_REG) & TSEN_CONTROL_MSB_RST_MASK) == 0) { in ddr3_ctrl_get_junc_temp()
198 reg = reg_read(TSEN_CONTROL_LSB_REG); in ddr3_ctrl_get_junc_temp()
206 if ((reg_read(TSEN_STATUS_REG) & TSEN_STATUS_READOUT_VALID_MASK) == 0) { in ddr3_ctrl_get_junc_temp()
211 reg = reg_read(TSEN_STATUS_REG); in ddr3_ctrl_get_junc_temp()
243 *data = reg_read(addr) & mask; in dunit_read()
368 reg = reg_read(DUAL_DUNIT_CFG_REG); in ddr3_tip_a38x_select_ddr_controller()
393 reg = (reg_read(REG_DEVICE_SAR1_ADDR) >> in mv_ddr_sar_freq_get()
397 ref_clk_satr = reg_read(DEVICE_SAMPLE_AT_RESET2_REG); in mv_ddr_sar_freq_get()
487 reg = (reg_read(REG_DEVICE_SAR1_ADDR) >> in ddr3_tip_a38x_get_medium_freq()
491 ref_clk_satr = reg_read(DEVICE_SAMPLE_AT_RESET2_REG); in ddr3_tip_a38x_get_medium_freq()
[all …]
H A Dmv_ddr_sys_env_lib.c68 reg = reg_read(MPP_CONTROL_REG(MPP_REG_NUM(gpio))); in mv_ddr_sys_env_suspend_wakeup_check()
74 reg = reg_read(GPP_DATA_OUT_EN_REG(GPP_REG_NUM(gpio))); in mv_ddr_sys_env_suspend_wakeup_check()
82 reg = reg_read(GPP_DATA_IN_REG(GPP_REG_NUM(gpio))); in mv_ddr_sys_env_suspend_wakeup_check()
97 return reg_read(DDR3_RANK_CTRL_REG) & in mv_ddr_sys_env_get_cs_ena_from_reg()
H A Dxor.c26 ui_xor_regs_ctrl_backup = reg_read(XOR_WINDOW_CTRL_REG(0, 0)); in mv_sys_xor_init()
29 reg_read(XOR_BASE_ADDR_REG(0, ui)); in mv_sys_xor_init()
32 reg_read(XOR_SIZE_MASK_REG(0, ui)); in mv_sys_xor_init()
156 old_value = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))) & in mv_xor_ctrl_set()
185 temp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_mem_init()
253 state = reg_read(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_state_get()
417 temp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_transfer()
/openbmc/linux/drivers/i3c/master/mipi-i3c-hci/
H A Dcore.c30 #define reg_read(r) readl(hci->base_regs + (r)) macro
32 #define reg_set(r, v) reg_write(r, reg_read(r) | (v))
33 #define reg_clear(r, v) reg_write(r, reg_read(r) & ~(v))
156 DBG("HC_CONTROL = %#x", reg_read(HC_CONTROL)); in i3c_hci_bus_init()
176 reg_write(HC_CONTROL, reg_read(HC_CONTROL)); in mipi_i3c_hci_resume()
549 val = reg_read(INTR_STATUS); in i3c_hci_irq_handler()
589 regval = reg_read(HCI_VERSION); in i3c_hci_init()
606 hci->caps = reg_read(HC_CAPABILITIES); in i3c_hci_init()
609 regval = reg_read(DAT_SECTION); in i3c_hci_init()
617 regval = reg_read(DCT_SECTION); in i3c_hci_init()
[all …]
/openbmc/linux/drivers/media/pci/tw686x/
H A Dtw686x-core.c95 u32 dma_en = reg_read(dev, DMA_CHANNEL_ENABLE); in tw686x_disable_channel()
96 u32 dma_cmd = reg_read(dev, DMA_CMD); in tw686x_disable_channel()
114 u32 dma_en = reg_read(dev, DMA_CHANNEL_ENABLE); in tw686x_enable_channel()
115 u32 dma_cmd = reg_read(dev, DMA_CMD); in tw686x_enable_channel()
145 dma_en = reg_read(dev, DMA_CHANNEL_ENABLE); in tw686x_reset_channels()
146 dma_cmd = reg_read(dev, DMA_CMD); in tw686x_reset_channels()
173 int_status = reg_read(dev, INT_STATUS); /* cleared on read */ in tw686x_irq()
174 fifo_status = reg_read(dev, VIDEO_FIFO_STATUS); in tw686x_irq()
188 dma_en = reg_read(dev, DMA_CHANNEL_ENABLE); in tw686x_irq()
200 pb_status = reg_read(dev, PB_STATUS); in tw686x_irq()
/openbmc/linux/drivers/media/i2c/
H A Dak881x.c35 static int reg_read(struct i2c_client *client, const u8 reg) in reg_read() function
49 int ret = reg_read(client, reg); in reg_set()
70 reg->val = reg_read(client, reg->reg); in ak881x_g_register()
193 reg_read(client, AK881X_STATUS)); in ak881x_s_stream()
198 reg_read(client, AK881X_STATUS)); in ak881x_s_stream()
247 data = reg_read(client, AK881X_DEVICE_ID); in ak881x_probe()
259 ak881x->revision = reg_read(client, AK881X_DEVICE_REVISION); in ak881x_probe()
/openbmc/linux/drivers/media/usb/gspca/
H A Dspca508.c1250 static int reg_read(struct gspca_dev *gspca_dev, in reg_read() function
1297 ret = reg_read(gspca_dev, 0x8803); in ssi_w()
1358 data1 = reg_read(gspca_dev, 0x8104); in sd_config()
1359 data2 = reg_read(gspca_dev, 0x8105); in sd_config()
1363 data1 = reg_read(gspca_dev, 0x8106); in sd_config()
1364 data2 = reg_read(gspca_dev, 0x8107); in sd_config()
1368 data1 = reg_read(gspca_dev, 0x8621); in sd_config()

12345678910>>...12