Home
last modified time | relevance | path

Searched refs:read_sysreg_s (Results 1 – 25 of 39) sorted by relevance

12

/openbmc/linux/arch/arm64/include/asm/
H A Darch_gicv3.h19 #define read_gicreg(r) read_sysreg_s(SYS_ ## r)
39 irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gic_read_iar_common()
69 apr = read_sysreg_s(SYS_ICC_AP1R0_EL1); in gic_read_iar_cavium_thunderx()
71 irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gic_read_iar_cavium_thunderx()
76 if (likely(apr != read_sysreg_s(SYS_ICC_AP1R0_EL1))) in gic_read_iar_cavium_thunderx()
90 return read_sysreg_s(SYS_ICC_CTLR_EL1); in gic_read_ctlr()
106 return read_sysreg_s(SYS_ICC_SRE_EL1); in gic_read_sre()
122 return read_sysreg_s(SYS_ICC_PMR_EL1); in gic_read_pmr()
132 return read_sysreg_s(SYS_ICC_RPR_EL1); in gic_read_rpr()
H A Darm_dsu_pmu.h35 return read_sysreg_s(CLUSTERPMCR_EL1); in __dsu_pmu_read_pmcr()
46 u32 val = read_sysreg_s(CLUSTERPMOVSCLR_EL1); in __dsu_pmu_get_reset_overflow()
62 return read_sysreg_s(CLUSTERPMXEVCNTR_EL1); in __dsu_pmu_read_counter()
81 return read_sysreg_s(CLUSTERPMCCNTR_EL1); in __dsu_pmu_read_pmccntr()
119 return read_sysreg_s(CLUSTERPMCEID0_EL1); in __dsu_pmu_read_pmceid()
121 return read_sysreg_s(CLUSTERPMCEID1_EL1); in __dsu_pmu_read_pmceid()
H A Dkvm_host.h821 case SCTLR_EL1: *val = read_sysreg_s(SYS_SCTLR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
822 case CPACR_EL1: *val = read_sysreg_s(SYS_CPACR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
823 case TTBR0_EL1: *val = read_sysreg_s(SYS_TTBR0_EL12); break; in __vcpu_read_sys_reg_from_cpu()
824 case TTBR1_EL1: *val = read_sysreg_s(SYS_TTBR1_EL12); break; in __vcpu_read_sys_reg_from_cpu()
825 case TCR_EL1: *val = read_sysreg_s(SYS_TCR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
826 case ESR_EL1: *val = read_sysreg_s(SYS_ESR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
827 case AFSR0_EL1: *val = read_sysreg_s(SYS_AFSR0_EL12); break; in __vcpu_read_sys_reg_from_cpu()
828 case AFSR1_EL1: *val = read_sysreg_s(SYS_AFSR1_EL12); break; in __vcpu_read_sys_reg_from_cpu()
829 case FAR_EL1: *val = read_sysreg_s(SYS_FAR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
830 case MAIR_EL1: *val = read_sysreg_s(SYS_MAIR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
[all …]
H A Dscs.h47 reg = read_sysreg_s(SYS_ID_AA64ISAR1_EL1); in should_patch_pac_into_scs()
52 reg = read_sysreg_s(SYS_ID_AA64ISAR2_EL1); in should_patch_pac_into_scs()
57 reg = read_sysreg_s(SYS_ID_AA64PFR1_EL1); in should_patch_pac_into_scs()
H A Dirqflags.h40 u32 pmr = read_sysreg_s(SYS_ICC_PMR_EL1); in __pmr_local_irq_enable()
69 u32 pmr = read_sysreg_s(SYS_ICC_PMR_EL1); in __pmr_local_irq_disable()
94 return read_sysreg_s(SYS_ICC_PMR_EL1); in __pmr_local_save_flags()
H A Ddaifflags.h25 (read_sysreg_s(SYS_ICC_PMR_EL1) == (GIC_PRIO_IRQOFF | in local_daif_mask()
49 if (read_sysreg_s(SYS_ICC_PMR_EL1) != GIC_PRIO_IRQON) in local_daif_save_flags()
H A Dkvm_hyp.h27 #define read_sysreg_el0(r) read_sysreg_s(r##_EL02)
29 #define read_sysreg_el1(r) read_sysreg_s(r##_EL12)
31 #define read_sysreg_el2(r) read_sysreg_s(r##_EL1)
H A Dfpsimd.h198 u64 __zcr = read_sysreg_s((reg)); \
225 tmp = read_sysreg_s(SYS_ZCR_EL1) & ~ZCR_ELx_LEN_MASK; in write_vl()
231 tmp = read_sysreg_s(SYS_SMCR_EL1) & ~SMCR_ELx_LEN_MASK; in write_vl()
H A Darchrandom.h128 unsigned long ftr = read_sysreg_s(SYS_ID_AA64ISAR0_EL1); in __early_cpu_has_rndr()
/openbmc/linux/drivers/hwtracing/coresight/
H A Dcoresight-trbe.h22 u64 aa64dfr0 = read_sysreg_s(SYS_ID_AA64DFR0_EL1); in is_trbe_available()
31 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in is_trbe_enabled()
56 u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); in clr_trbe_irq()
104 return read_sysreg_s(SYS_TRBPTR_EL1); in get_trbe_write_pointer()
115 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in get_trbe_limit_pointer()
124 u64 trbbaser = read_sysreg_s(SYS_TRBBASER_EL1); in get_trbe_base_pointer()
H A Dcoresight-self-hosted-trace.h15 return read_sysreg_s(SYS_TRFCR_EL1); in read_trfcr()
H A Dcoresight-trbe.c233 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in set_trbe_disabled()
582 u64 trbsr = read_sysreg_s(SYS_TRBSR_EL1); in clr_trbe_status()
596 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in set_trbe_limit_pointer_enabled()
832 status = read_sysreg_s(SYS_TRBSR_EL1); in arm_trbe_update_buffer()
1051 u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1); in trbe_handle_spurious()
1123 status = read_sysreg_s(SYS_TRBSR_EL1); in arm_trbe_irq_handler()
1295 trbidr = read_sysreg_s(SYS_TRBIDR_EL1); in arm_trbe_probe_cpu()
/openbmc/linux/arch/arm64/kvm/hyp/nvhe/
H A Ddebug-sr.c29 reg = read_sysreg_s(SYS_PMBLIMITR_EL1); in __debug_save_spe()
34 *pmscr_el1 = read_sysreg_s(SYS_PMSCR_EL1); in __debug_save_spe()
59 if (!(read_sysreg_s(SYS_TRBLIMITR_EL1) & TRBLIMITR_EL1_E)) in __debug_save_trace()
66 *trfcr_el1 = read_sysreg_s(SYS_TRFCR_EL1); in __debug_save_trace()
/openbmc/linux/drivers/perf/
H A Dapple_m1_cpu_pmu.c181 case _idx: return read_sysreg_s(SYS_IMP_APL_PMC## _idx ##_EL1)
241 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_enable_counter()
276 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_enable_counter_interrupt()
315 val = read_sysreg_s(SYS_IMP_APL_PMCR1_EL1); in m1_pmu_configure_counter()
340 val = read_sysreg_s(SYS_IMP_APL_PMESR0_EL1); in m1_pmu_configure_counter()
347 val = read_sysreg_s(SYS_IMP_APL_PMESR1_EL1); in m1_pmu_configure_counter()
389 overflow = read_sysreg_s(SYS_IMP_APL_PMSR_EL1); in m1_pmu_handle_irq()
392 state = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in m1_pmu_handle_irq()
468 val = read_sysreg_s(SYS_IMP_APL_PMCR0_EL1); in __m1_pmu_set_mode()
H A Darm_spe_pmu.c557 offset = read_sysreg_s(SYS_PMBPTR_EL1) - (u64)buf->base; in arm_spe_perf_aux_output_end()
600 pmbsr = read_sysreg_s(SYS_PMBSR_EL1); in arm_spe_pmu_buf_get_fault_act()
642 read_sysreg_s(SYS_PMBPTR_EL1), in arm_spe_pmu_buf_get_fault_act()
643 read_sysreg_s(SYS_PMBLIMITR_EL1)); in arm_spe_pmu_buf_get_fault_act()
849 local64_set(&hwc->period_left, read_sysreg_s(SYS_PMSICR_EL1)); in arm_spe_pmu_stop()
1012 reg = read_sysreg_s(SYS_PMBIDR_EL1); in __arm_spe_pmu_dev_probe()
1029 reg = read_sysreg_s(SYS_PMSIDR_EL1); in __arm_spe_pmu_dev_probe()
/openbmc/linux/drivers/irqchip/
H A Dirq-apple-aic.c393 (read_sysreg_s(SYS_ICH_HCR_EL2) & ICH_HCR_EN) && in aic_handle_irq()
394 read_sysreg_s(SYS_ICH_MISR_EL2) != 0) { in aic_handle_irq()
398 if (unlikely((read_sysreg_s(SYS_ICH_HCR_EL2) & ICH_HCR_EN) && in aic_handle_irq()
399 read_sysreg_s(SYS_ICH_MISR_EL2))) { in aic_handle_irq()
535 if (read_sysreg_s(SYS_IMP_APL_IPI_SR_EL1) & IPI_SR_PENDING) { in aic_handle_fiq()
553 uint64_t enabled = read_sysreg_s(SYS_IMP_APL_VM_TMR_FIQ_ENA_EL2); in aic_handle_fiq()
556 TIMER_FIRING(read_sysreg_s(SYS_CNTP_CTL_EL02))) in aic_handle_fiq()
561 TIMER_FIRING(read_sysreg_s(SYS_CNTV_CTL_EL02))) in aic_handle_fiq()
566 if ((read_sysreg_s(SYS_IMP_APL_PMCR0_EL1) & (PMCR0_IMODE | PMCR0_IACT)) == in aic_handle_fiq()
578 if (FIELD_GET(UPMCR0_IMODE, read_sysreg_s(SYS_IMP_APL_UPMCR0_EL1)) == UPMCR0_IMODE_FIQ && in aic_handle_fiq()
[all …]
/openbmc/linux/arch/arm64/kvm/hyp/include/hyp/
H A Dswitch.h91 ctxt_sys_reg(hctxt, HFGRTR_EL2) = read_sysreg_s(SYS_HFGRTR_EL2); in __activate_traps_hfgxtr()
92 ctxt_sys_reg(hctxt, HFGWTR_EL2) = read_sysreg_s(SYS_HFGWTR_EL2); in __activate_traps_hfgxtr()
127 ctxt_sys_reg(hctxt, HFGITR_EL2) = read_sysreg_s(SYS_HFGITR_EL2); in __activate_traps_hfgxtr()
137 ctxt_sys_reg(hctxt, HDFGRTR_EL2) = read_sysreg_s(SYS_HDFGRTR_EL2); in __activate_traps_hfgxtr()
138 ctxt_sys_reg(hctxt, HDFGWTR_EL2) = read_sysreg_s(SYS_HDFGWTR_EL2); in __activate_traps_hfgxtr()
420 __val = read_sysreg_s(SYS_ ## key ## KEYLO_EL1); \
422 __val = read_sysreg_s(SYS_ ## key ## KEYHI_EL1); \
H A Dsysreg-sr.h67 ctxt_sys_reg(ctxt, TFSRE0_EL1) = read_sysreg_s(SYS_TFSRE0_EL1); in __sysreg_save_el1_state()
86 ctxt_sys_reg(ctxt, DISR_EL1) = read_sysreg_s(SYS_VDISR_EL2); in __sysreg_save_el2_return_state()
/openbmc/linux/arch/arm64/kernel/
H A Dtopology.c75 #define read_corecnt() read_sysreg_s(SYS_AMEVCNTR0_CORE_EL0)
76 #define read_constcnt() read_sysreg_s(SYS_AMEVCNTR0_CONST_EL0)
H A Dfpsimd.c491 *svcr = read_sysreg_s(SYS_SVCR); in fpsimd_save()
1304 write_sysreg_s(read_sysreg_s(SYS_SMPRI_EL1) & ~SMPRI_EL1_PRIORITY_MASK, in sme_kernel_enable()
1323 write_sysreg_s(read_sysreg_s(SYS_SMCR_EL1) | SMCR_ELx_EZT0_MASK, in sme2_kernel_enable()
1334 write_sysreg_s(read_sysreg_s(SYS_SMCR_EL1) | SMCR_ELx_FA64_MASK, in fa64_kernel_enable()
1352 write_sysreg_s(read_sysreg_s(SYS_SMCR_EL1) | SMCR_ELx_LEN_MASK, in read_smcr_features()
2005 svcr = read_sysreg_s(SYS_SVCR); in __efi_fpsimd_begin()
H A Dprocess.c375 p->thread.tpidr2_el0 = read_sysreg_s(SYS_TPIDR2_EL0); in copy_thread()
423 current->thread.tpidr2_el0 = read_sysreg_s(SYS_TPIDR2_EL0); in tls_preserve_current_state()
/openbmc/linux/arch/arm64/kvm/
H A Ddebug.c331 !(read_sysreg_s(SYS_PMBIDR_EL1) & BIT(PMBIDR_EL1_P_SHIFT))) in kvm_arch_vcpu_load_debug_state_flags()
336 !(read_sysreg_s(SYS_TRBIDR_EL1) & TRBIDR_EL1_P)) in kvm_arch_vcpu_load_debug_state_flags()
H A Dfpsimd.c112 if (read_sysreg_s(SYS_SVCR) & (SVCR_SM_MASK | SVCR_ZA_MASK)) { in kvm_arch_vcpu_load_fp()
/openbmc/linux/drivers/soc/qcom/
H A Dkryo-l2-accessors.c52 val = read_sysreg_s(L2CPUSRDR_EL1); in kryo_l2_get_indirect_reg()
/openbmc/linux/tools/testing/selftests/kvm/lib/aarch64/
H A Dgic_v3.c81 uint64_t irqstat = read_sysreg_s(SYS_ICC_IAR1_EL1); in gicv3_read_iar()
316 write_sysreg_s(read_sysreg_s(SYS_ICC_SRE_EL1) | ICC_SRE_EL1_SRE, in gicv3_cpu_init()

12