Home
last modified time | relevance | path

Searched refs:phy_cfg (Results 1 – 25 of 42) sorted by relevance

12

/openbmc/linux/drivers/phy/broadcom/
H A Dphy-bcm-sr-usb.c124 static int bcm_usb_ss_phy_init(struct bcm_usb_phy_cfg *phy_cfg) in bcm_usb_ss_phy_init() argument
127 void __iomem *regs = phy_cfg->regs; in bcm_usb_ss_phy_init()
131 offset = phy_cfg->offset; in bcm_usb_ss_phy_init()
155 static int bcm_usb_hs_phy_init(struct bcm_usb_phy_cfg *phy_cfg) in bcm_usb_hs_phy_init() argument
158 void __iomem *regs = phy_cfg->regs; in bcm_usb_hs_phy_init()
161 offset = phy_cfg->offset; in bcm_usb_hs_phy_init()
176 struct bcm_usb_phy_cfg *phy_cfg = phy_get_drvdata(phy); in bcm_usb_phy_reset() local
177 void __iomem *regs = phy_cfg->regs; in bcm_usb_phy_reset()
180 offset = phy_cfg->offset; in bcm_usb_phy_reset()
182 if (phy_cfg->type == USB_HS_PHY) { in bcm_usb_phy_reset()
[all …]
/openbmc/u-boot/arch/arm/mach-keystone/
H A Dddr3.c24 void ddr3_init_ddrphy(u32 base, struct ddr3_phy_config *phy_cfg) in ddr3_init_ddrphy() argument
32 __raw_writel(phy_cfg->pllcr, base + KS2_DDRPHY_PLLCR_OFFSET); in ddr3_init_ddrphy()
35 tmp &= ~(phy_cfg->pgcr1_mask); in ddr3_init_ddrphy()
36 tmp |= phy_cfg->pgcr1_val; in ddr3_init_ddrphy()
39 __raw_writel(phy_cfg->ptr0, base + KS2_DDRPHY_PTR0_OFFSET); in ddr3_init_ddrphy()
40 __raw_writel(phy_cfg->ptr1, base + KS2_DDRPHY_PTR1_OFFSET); in ddr3_init_ddrphy()
41 __raw_writel(phy_cfg->ptr3, base + KS2_DDRPHY_PTR3_OFFSET); in ddr3_init_ddrphy()
42 __raw_writel(phy_cfg->ptr4, base + KS2_DDRPHY_PTR4_OFFSET); in ddr3_init_ddrphy()
45 tmp &= ~(phy_cfg->dcr_mask); in ddr3_init_ddrphy()
46 tmp |= phy_cfg->dcr_val; in ddr3_init_ddrphy()
[all …]
H A Dddr3_spd.c304 spd_cb->phy_cfg.pllcr = (spd->freqsel & 3) << 18 | 0xE << 13; in init_ddr3param()
305 spd_cb->phy_cfg.pgcr1_mask = (IODDRM_MASK | ZCKSEL_MASK); in init_ddr3param()
306 spd_cb->phy_cfg.pgcr1_val = ((1 << 2) | (1 << 7) | (1 << 23)); in init_ddr3param()
307 spd_cb->phy_cfg.ptr0 = ((spd->t_pllpd & 0x7ff) << 21) | in init_ddr3param()
309 spd_cb->phy_cfg.ptr1 = ((spd->t_plllock & 0xffff) << 16) | in init_ddr3param()
311 spd_cb->phy_cfg.ptr2 = 0; in init_ddr3param()
312 spd_cb->phy_cfg.ptr3 = ((spd->t_dinit1 & 0x1ff) << 20) | in init_ddr3param()
314 spd_cb->phy_cfg.ptr4 = ((spd->t_dinit3 & 0x3ff) << 18) | in init_ddr3param()
317 spd_cb->phy_cfg.dcr_mask = PDQ_MASK | MPRDQ_MASK | BYTEMASK_MASK; in init_ddr3param()
318 spd_cb->phy_cfg.dcr_val = 1 << 10; in init_ddr3param()
[all …]
/openbmc/u-boot/drivers/usb/phy/
H A Drockchip_usb2_phy.c68 struct rockchip_usb2_phy_cfg *phy_cfg = NULL; in otg_phy_init() local
76 phy_cfg = (struct rockchip_usb2_phy_cfg *)of_id->data; in otg_phy_init()
80 if (!phy_cfg) { in otg_phy_init()
86 pdata->priv = phy_cfg; in otg_phy_init()
88 property_enable(pdata, &phy_cfg->soft_con, false); in otg_phy_init()
91 property_enable(pdata, &phy_cfg->port_reset, true); in otg_phy_init()
93 property_enable(pdata, &phy_cfg->port_reset, false); in otg_phy_init()
100 struct rockchip_usb2_phy_cfg *phy_cfg = pdata->priv; in otg_phy_off() local
103 property_enable(pdata, &phy_cfg->soft_con, true); in otg_phy_off()
105 property_enable(pdata, &phy_cfg->suspend, true); in otg_phy_off()
/openbmc/u-boot/board/ti/ks2_evm/
H A Dddr3_k2hk.c45 spd_cb.phy_cfg.zq0cr1 |= 0x10000; in ddr3_init()
46 spd_cb.phy_cfg.zq1cr1 |= 0x10000; in ddr3_init()
47 spd_cb.phy_cfg.zq2cr1 |= 0x10000; in ddr3_init()
49 ddr3_init_ddrphy(KS2_DDR3A_DDRPHYC, &spd_cb.phy_cfg); in ddr3_init()
55 ddr3_init_ddrphy(KS2_DDR3A_DDRPHYC, &spd_cb.phy_cfg); in ddr3_init()
H A Dddr3_k2e.c38 spd_cb.phy_cfg.zq0cr1 |= 0x10000; in ddr3_init()
39 spd_cb.phy_cfg.zq1cr1 |= 0x10000; in ddr3_init()
40 spd_cb.phy_cfg.zq2cr1 |= 0x10000; in ddr3_init()
41 ddr3_init_ddrphy(KS2_DDR3A_DDRPHYC, &spd_cb.phy_cfg); in ddr3_init()
/openbmc/linux/drivers/net/ethernet/sfc/
H A Dmcdi_port_common.c234 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_get_mcdi_phy_flags() local
240 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_TXDIS_LBN)) in efx_get_mcdi_phy_flags()
242 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_LBN)) in efx_get_mcdi_phy_flags()
244 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_POWEROFF_LBN)) in efx_get_mcdi_phy_flags()
376 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_mcdi_phy_check_fcntl() local
382 if (~phy_cfg->supported_cap & (1 << MC_CMD_PHY_CAP_AN_LBN)) in efx_mcdi_phy_check_fcntl()
540 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_mcdi_phy_get_link_ksettings() local
546 cmd->base.port = mcdi_to_ethtool_media(phy_cfg->media); in efx_mcdi_phy_get_link_ksettings()
547 cmd->base.phy_address = phy_cfg->port; in efx_mcdi_phy_get_link_ksettings()
552 mcdi_to_ethtool_linkset(phy_cfg->media, phy_cfg->supported_cap, in efx_mcdi_phy_get_link_ksettings()
[all …]
/openbmc/linux/drivers/net/ethernet/sfc/siena/
H A Dmcdi_port_common.c235 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_get_mcdi_phy_flags() local
241 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_TXDIS_LBN)) in efx_get_mcdi_phy_flags()
243 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_LOWPOWER_LBN)) in efx_get_mcdi_phy_flags()
245 if (phy_cfg->flags & (1 << MC_CMD_GET_PHY_CFG_OUT_POWEROFF_LBN)) in efx_get_mcdi_phy_flags()
377 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_mcdi_phy_check_fcntl() local
383 if (~phy_cfg->supported_cap & (1 << MC_CMD_PHY_CAP_AN_LBN)) in efx_mcdi_phy_check_fcntl()
542 struct efx_mcdi_phy_data *phy_cfg = efx->phy_data; in efx_siena_mcdi_phy_get_link_ksettings() local
548 cmd->base.port = mcdi_to_ethtool_media(phy_cfg->media); in efx_siena_mcdi_phy_get_link_ksettings()
549 cmd->base.phy_address = phy_cfg->port; in efx_siena_mcdi_phy_get_link_ksettings()
554 mcdi_to_ethtool_linkset(phy_cfg->media, phy_cfg->supported_cap, in efx_siena_mcdi_phy_get_link_ksettings()
[all …]
/openbmc/linux/drivers/net/usb/
H A Daqc111.c324 aqc111_data->phy_cfg &= ~AQ_ADV_MASK; in aqc111_set_phy_speed()
325 aqc111_data->phy_cfg |= AQ_PAUSE; in aqc111_set_phy_speed()
326 aqc111_data->phy_cfg |= AQ_ASYM_PAUSE; in aqc111_set_phy_speed()
327 aqc111_data->phy_cfg |= AQ_DOWNSHIFT; in aqc111_set_phy_speed()
328 aqc111_data->phy_cfg &= ~AQ_DSH_RETRIES_MASK; in aqc111_set_phy_speed()
329 aqc111_data->phy_cfg |= (3 << AQ_DSH_RETRIES_SHIFT) & in aqc111_set_phy_speed()
335 aqc111_data->phy_cfg |= AQ_ADV_5G; in aqc111_set_phy_speed()
338 aqc111_data->phy_cfg |= AQ_ADV_2G5; in aqc111_set_phy_speed()
341 aqc111_data->phy_cfg |= AQ_ADV_1G; in aqc111_set_phy_speed()
344 aqc111_data->phy_cfg |= AQ_ADV_100M; in aqc111_set_phy_speed()
[all …]
/openbmc/linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-usb2.c254 const struct rockchip_usb2phy_cfg *phy_cfg; member
317 if (!property_enabled(base, &rphy->phy_cfg->clkout_ctl)) { in rockchip_usb2phy_clk480m_prepare()
318 ret = property_enable(base, &rphy->phy_cfg->clkout_ctl, true); in rockchip_usb2phy_clk480m_prepare()
336 property_enable(base, &rphy->phy_cfg->clkout_ctl, false); in rockchip_usb2phy_clk480m_unprepare()
345 return property_enabled(base, &rphy->phy_cfg->clkout_ctl); in rockchip_usb2phy_clk480m_prepared()
760 property_enable(base, &rphy->phy_cfg->chg_det.rdm_pdwn_en, en); in rockchip_chg_enable_dcd()
761 property_enable(base, &rphy->phy_cfg->chg_det.idp_src_en, en); in rockchip_chg_enable_dcd()
769 property_enable(base, &rphy->phy_cfg->chg_det.vdp_src_en, en); in rockchip_chg_enable_primary_det()
770 property_enable(base, &rphy->phy_cfg->chg_det.idm_sink_en, en); in rockchip_chg_enable_primary_det()
778 property_enable(base, &rphy->phy_cfg->chg_det.vdm_src_en, en); in rockchip_chg_enable_secondary_det()
[all …]
H A Dphy-rockchip-inno-hdmi.c283 const struct phy_config *phy_cfg);
609 const struct phy_config *phy_cfg = inno->plat_data->phy_cfg_table; in inno_hdmi_phy_power_on() local
627 for (; phy_cfg->tmdsclock != 0; phy_cfg++) in inno_hdmi_phy_power_on()
628 if (tmdsclock <= phy_cfg->tmdsclock) in inno_hdmi_phy_power_on()
631 if (cfg->tmdsclock == 0 || phy_cfg->tmdsclock == 0) in inno_hdmi_phy_power_on()
642 ret = inno->plat_data->ops->power_on(inno, cfg, phy_cfg); in inno_hdmi_phy_power_on()
1057 const struct phy_config *phy_cfg) in inno_hdmi_phy_rk3228_power_on() argument
1089 inno_write(inno, 0xef + v, phy_cfg->regs[v]); in inno_hdmi_phy_rk3228_power_on()
1172 const struct phy_config *phy_cfg) in inno_hdmi_phy_rk3328_power_on() argument
1199 inno_write(inno, 0xb5 + v, phy_cfg->regs[v]); in inno_hdmi_phy_rk3328_power_on()
[all …]
H A Dphy-rockchip-naneng-combphy.c327 const struct rockchip_combphy_cfg *phy_cfg; in rockchip_combphy_probe() local
331 phy_cfg = of_device_get_match_data(dev); in rockchip_combphy_probe()
332 if (!phy_cfg) { in rockchip_combphy_probe()
349 for (id = 0; id < phy_cfg->num_phys; id++) { in rockchip_combphy_probe()
350 if (res->start == phy_cfg->phy_ids[id]) { in rockchip_combphy_probe()
358 priv->cfg = phy_cfg; in rockchip_combphy_probe()
/openbmc/linux/drivers/gpu/drm/bridge/imx/
H A Dimx8qm-ldb.c70 struct phy_configure_opts_lvds *phy_cfg) in imx8qm_ldb_set_phy_cfg() argument
72 phy_cfg->bits_per_lane_and_dclk_cycle = 7; in imx8qm_ldb_set_phy_cfg()
73 phy_cfg->lanes = 4; in imx8qm_ldb_set_phy_cfg()
74 phy_cfg->differential_clk_rate = is_split ? di_clk / 2 : di_clk; in imx8qm_ldb_set_phy_cfg()
75 phy_cfg->is_slave = is_slave; in imx8qm_ldb_set_phy_cfg()
92 struct phy_configure_opts_lvds *phy_cfg = &opts.lvds; in imx8qm_ldb_bridge_atomic_check() local
100 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, false, phy_cfg); in imx8qm_ldb_bridge_atomic_check()
112 phy_cfg); in imx8qm_ldb_bridge_atomic_check()
139 struct phy_configure_opts_lvds *phy_cfg = &opts.lvds; in imx8qm_ldb_bridge_mode_set() local
154 imx8qm_ldb_set_phy_cfg(imx8qm_ldb, di_clk, is_split, false, phy_cfg); in imx8qm_ldb_bridge_mode_set()
[all …]
H A Dimx8qxp-ldb.c67 struct phy_configure_opts_lvds *phy_cfg) in imx8qxp_ldb_set_phy_cfg() argument
69 phy_cfg->bits_per_lane_and_dclk_cycle = 7; in imx8qxp_ldb_set_phy_cfg()
70 phy_cfg->lanes = 4; in imx8qxp_ldb_set_phy_cfg()
73 phy_cfg->differential_clk_rate = di_clk / 2; in imx8qxp_ldb_set_phy_cfg()
74 phy_cfg->is_slave = !imx8qxp_ldb->companion; in imx8qxp_ldb_set_phy_cfg()
76 phy_cfg->differential_clk_rate = di_clk; in imx8qxp_ldb_set_phy_cfg()
77 phy_cfg->is_slave = false; in imx8qxp_ldb_set_phy_cfg()
97 struct phy_configure_opts_lvds *phy_cfg = &opts.lvds; in imx8qxp_ldb_bridge_atomic_check() local
105 imx8qxp_ldb_set_phy_cfg(imx8qxp_ldb, di_clk, is_split, phy_cfg); in imx8qxp_ldb_bridge_atomic_check()
139 struct phy_configure_opts_lvds *phy_cfg = &opts.lvds; in imx8qxp_ldb_bridge_mode_set() local
[all …]
/openbmc/linux/drivers/phy/samsung/
H A Dphy-exynos5-usbdrd.c196 const struct exynos5_usbdrd_phy_config *phy_cfg; member
234 const struct exynos5_usbdrd_phy_config *phy_cfg; member
447 inst->phy_cfg->phy_init(phy_drd); in exynos5_usbdrd_phy_init()
450 reg = inst->phy_cfg->set_refclk(inst); in exynos5_usbdrd_phy_init()
543 inst->phy_cfg->phy_isol(inst, 0); in exynos5_usbdrd_phy_power_on()
570 inst->phy_cfg->phy_isol(inst, 1); in exynos5_usbdrd_phy_power_off()
733 if (inst->phy_cfg->id == EXYNOS5_DRDPHY_UTMI) in exynos5_usbdrd_phy_calibrate()
819 inst->phy_cfg->phy_init(phy_drd); in exynos850_usbdrd_phy_init()
945 .phy_cfg = phy_cfg_exynos5,
953 .phy_cfg = phy_cfg_exynos5,
[all …]
/openbmc/linux/drivers/gpu/drm/bridge/cadence/
H A Dcdns-mhdp8546-core.c878 union phy_configure_opts phy_cfg; in cdns_mhdp_link_training_init() local
899 phy_cfg.dp.link_rate = mhdp->link.rate / 100; in cdns_mhdp_link_training_init()
900 phy_cfg.dp.lanes = mhdp->link.num_lanes; in cdns_mhdp_link_training_init()
902 memset(phy_cfg.dp.voltage, 0, sizeof(phy_cfg.dp.voltage)); in cdns_mhdp_link_training_init()
903 memset(phy_cfg.dp.pre, 0, sizeof(phy_cfg.dp.pre)); in cdns_mhdp_link_training_init()
905 phy_cfg.dp.ssc = cdns_mhdp_get_ssc_supported(mhdp); in cdns_mhdp_link_training_init()
906 phy_cfg.dp.set_lanes = true; in cdns_mhdp_link_training_init()
907 phy_cfg.dp.set_rate = true; in cdns_mhdp_link_training_init()
908 phy_cfg.dp.set_voltages = true; in cdns_mhdp_link_training_init()
909 ret = phy_configure(mhdp->phy, &phy_cfg); in cdns_mhdp_link_training_init()
[all …]
H A Dcdns-dsi-core.c515 struct phy_configure_opts_mipi_dphy *phy_cfg, in cdns_dsi_adjust_phy_config() argument
553 phy_cfg->hs_clk_rate = dlane_bps * 8; in cdns_dsi_adjust_phy_config()
568 struct phy_configure_opts_mipi_dphy *phy_cfg = &output->phy_opts.mipi_dphy; in cdns_dsi_check_conf() local
579 nlanes, phy_cfg); in cdns_dsi_check_conf()
581 ret = cdns_dsi_adjust_phy_config(dsi, dsi_cfg, phy_cfg, mode, mode_valid_check); in cdns_dsi_check_conf()
598 if ((u64)phy_cfg->hs_clk_rate * in cdns_dsi_check_conf()
761 struct phy_configure_opts_mipi_dphy *phy_cfg = &output->phy_opts.mipi_dphy; in cdns_dsi_bridge_enable() local
814 phy_cfg->hs_clk_rate); in cdns_dsi_bridge_enable()
815 reg_wakeup = (phy_cfg->hs_prepare + phy_cfg->hs_zero) / tx_byte_period; in cdns_dsi_bridge_enable()
/openbmc/linux/drivers/scsi/mvsas/
H A Dmv_94xx.c166 union reg_phy_cfg phy_cfg, phy_cfg_tmp; in set_phy_rate() local
169 phy_cfg.v = 0; in set_phy_rate()
170 phy_cfg.u.disable_phy = phy_cfg_tmp.u.disable_phy; in set_phy_rate()
171 phy_cfg.u.sas_support = 1; in set_phy_rate()
172 phy_cfg.u.sata_support = 1; in set_phy_rate()
173 phy_cfg.u.sata_host_mode = 1; in set_phy_rate()
178 phy_cfg.u.speed_support = 1; in set_phy_rate()
179 phy_cfg.u.snw_3_support = 0; in set_phy_rate()
180 phy_cfg.u.tx_lnk_parity = 1; in set_phy_rate()
181 phy_cfg.u.tx_spt_phs_lnk_rate = 0x30; in set_phy_rate()
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dconfig.h85 __le32 phy_cfg; member
97 __le32 phy_cfg; member
/openbmc/u-boot/arch/arm/mach-keystone/include/mach/
H A Dddr3.h66 struct ddr3_phy_config phy_cfg; member
80 void ddr3_init_ddrphy(u32 base, struct ddr3_phy_config *phy_cfg);
/openbmc/u-boot/drivers/video/
H A Ddw_hdmi.c382 if (!hdmi->mpll_cfg || !hdmi->phy_cfg) in hdmi_phy_configure()
413 for (i = 0; hdmi->phy_cfg[i].mpixelclock != (~0ul); i++) in hdmi_phy_configure()
414 if (mpixelclock <= hdmi->phy_cfg[i].mpixelclock) in hdmi_phy_configure()
422 hdmi_phy_i2c_write(hdmi, hdmi->phy_cfg[i].term, PHY_TXTERM); in hdmi_phy_configure()
423 hdmi_phy_i2c_write(hdmi, hdmi->phy_cfg[i].sym_ctr, PHY_CKSYMTXCTRL); in hdmi_phy_configure()
424 hdmi_phy_i2c_write(hdmi, hdmi->phy_cfg[i].vlev_ctr, PHY_VLEVCTRL); in hdmi_phy_configure()
/openbmc/linux/drivers/net/ethernet/qlogic/qed/
H A Dqed_mcp.c1525 struct eth_phy_cfg phy_cfg; in qed_mcp_set_link() local
1531 memset(&phy_cfg, 0, sizeof(phy_cfg)); in qed_mcp_set_link()
1534 phy_cfg.speed = params->speed.forced_speed; in qed_mcp_set_link()
1535 phy_cfg.pause |= (params->pause.autoneg) ? ETH_PAUSE_AUTONEG : 0; in qed_mcp_set_link()
1536 phy_cfg.pause |= (params->pause.forced_rx) ? ETH_PAUSE_RX : 0; in qed_mcp_set_link()
1537 phy_cfg.pause |= (params->pause.forced_tx) ? ETH_PAUSE_TX : 0; in qed_mcp_set_link()
1538 phy_cfg.adv_speed = params->speed.advertised_speeds; in qed_mcp_set_link()
1539 phy_cfg.loopback_mode = params->loopback_mode; in qed_mcp_set_link()
1548 phy_cfg.eee_cfg |= EEE_CFG_EEE_ENABLED; in qed_mcp_set_link()
1550 phy_cfg.eee_cfg |= EEE_CFG_TX_LPI; in qed_mcp_set_link()
[all …]
/openbmc/linux/drivers/gpu/drm/bridge/
H A Dnwl-dsi.c71 union phy_configure_opts phy_cfg; member
215 struct phy_configure_opts_mipi_dphy *cfg = &dsi->phy_cfg.mipi_dphy; in nwl_dsi_config_host()
655 union phy_configure_opts *phy_cfg = &dsi->phy_cfg; in nwl_dsi_mode_set() local
675 ret = phy_configure(dsi->phy, phy_cfg); in nwl_dsi_mode_set()
860 memcpy(&dsi->phy_cfg, &new_cfg, sizeof(new_cfg)); in nwl_dsi_bridge_mode_set()
/openbmc/linux/drivers/phy/intel/
H A Dphy-intel-lgm-combo.c142 int (*phy_cfg)(struct intel_cbphy_iphy *)) in intel_cbphy_iphy_cfg()
147 ret = phy_cfg(iphy); in intel_cbphy_iphy_cfg()
154 return phy_cfg(&cbphy->iphy[PHY_1]); in intel_cbphy_iphy_cfg()
/openbmc/u-boot/drivers/video/rockchip/
H A Drk_hdmi.c88 hdmi->phy_cfg = rockchip_phy_config; in rk_hdmi_ofdata_to_platdata()

12