Home
last modified time | relevance | path

Searched refs:pclk_div (Results 1 – 13 of 13) sorted by relevance

/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3036.c82 u32 pclk_div; in rkclk_init() local
102 pclk_div = APLL_HZ / CORE_PERI_HZ - 1; in rkclk_init()
103 assert((pclk_div + 1) * CORE_PERI_HZ == APLL_HZ && pclk_div < 0xf); in rkclk_init()
113 pclk_div << CORE_PERI_DIV_SHIFT); in rkclk_init()
122 pclk_div = GPLL_HZ / BUS_PCLK_HZ - 1; in rkclk_init()
123 assert((pclk_div + 1) * BUS_PCLK_HZ == GPLL_HZ && pclk_div <= 0x7); in rkclk_init()
135 pclk_div << BUS_PCLK_DIV_SHIFT | in rkclk_init()
149 pclk_div = ilog2(PERI_ACLK_HZ / PERI_PCLK_HZ); in rkclk_init()
150 assert((1 << pclk_div) * PERI_PCLK_HZ == in rkclk_init()
151 PERI_ACLK_HZ && pclk_div < 0x8); in rkclk_init()
[all …]
H A Dclk_rk322x.c83 u32 pclk_div; in rkclk_init() local
103 pclk_div = APLL_HZ / CORE_PERI_HZ - 1; in rkclk_init()
104 assert((pclk_div + 1) * CORE_PERI_HZ == APLL_HZ && pclk_div < 0xf); in rkclk_init()
114 pclk_div << CORE_PERI_DIV_SHIFT); in rkclk_init()
123 pclk_div = BUS_ACLK_HZ / BUS_PCLK_HZ - 1; in rkclk_init()
124 assert((pclk_div + 1) * BUS_PCLK_HZ == GPLL_HZ && pclk_div <= 0x7); in rkclk_init()
136 pclk_div << BUS_PCLK_DIV_SHIFT | in rkclk_init()
150 pclk_div = ilog2(PERI_ACLK_HZ / PERI_PCLK_HZ); in rkclk_init()
151 assert((1 << pclk_div) * PERI_PCLK_HZ == in rkclk_init()
152 PERI_ACLK_HZ && pclk_div < 0x8); in rkclk_init()
[all …]
H A Dclk_rk3128.c144 u32 pclk_div; in rkclk_init() local
164 pclk_div = APLL_HZ / CORE_PERI_HZ - 1; in rkclk_init()
165 assert((pclk_div + 1) * CORE_PERI_HZ == APLL_HZ && pclk_div < 0xf); in rkclk_init()
175 pclk_div << CORE_PERI_DIV_SHIFT); in rkclk_init()
184 pclk_div = BUS_ACLK_HZ / BUS_PCLK_HZ - 1; in rkclk_init()
185 assert((pclk_div + 1) * BUS_PCLK_HZ == BUS_ACLK_HZ && pclk_div <= 0x7); in rkclk_init()
197 pclk_div << BUS_PCLK_DIV_SHIFT | in rkclk_init()
211 pclk_div = ilog2(PERI_ACLK_HZ / PERI_PCLK_HZ); in rkclk_init()
212 assert((1 << pclk_div) * PERI_PCLK_HZ == in rkclk_init()
213 PERI_ACLK_HZ && pclk_div < 0x8); in rkclk_init()
[all …]
H A Dclk_rk3188.c375 u32 aclk_div, hclk_div, pclk_div, h2p_div; in rkclk_init() local
410 pclk_div = ilog2(CPU_ACLK_HZ / CPU_PCLK_HZ); in rkclk_init()
411 assert((1 << pclk_div) * CPU_PCLK_HZ == CPU_ACLK_HZ && pclk_div < 0x4); in rkclk_init()
413 assert((1 << h2p_div) * CPU_H2P_HZ == CPU_HCLK_HZ && pclk_div < 0x3); in rkclk_init()
420 pclk_div << CPU_PCLK_DIV_SHIFT | in rkclk_init()
434 pclk_div = ilog2(PERI_ACLK_HZ / PERI_PCLK_HZ); in rkclk_init()
435 assert((1 << pclk_div) * PERI_PCLK_HZ == in rkclk_init()
436 PERI_ACLK_HZ && (pclk_div < 0x4)); in rkclk_init()
443 pclk_div << PERI_PCLK_DIV_SHIFT | in rkclk_init()
H A Dclk_rk3399.c1099 u32 pclk_div; in rkclk_init() local
1124 pclk_div = PERIHP_ACLK_HZ / PERIHP_PCLK_HZ - 1; in rkclk_init()
1125 assert((pclk_div + 1) * PERIHP_PCLK_HZ == in rkclk_init()
1126 PERIHP_ACLK_HZ && (pclk_div < 0x7)); in rkclk_init()
1131 pclk_div << PCLK_PERIHP_DIV_CON_SHIFT | in rkclk_init()
1144 pclk_div = PERILP0_ACLK_HZ / PERILP0_PCLK_HZ - 1; in rkclk_init()
1145 assert((pclk_div + 1) * PERILP0_PCLK_HZ == in rkclk_init()
1146 PERILP0_ACLK_HZ && (pclk_div < 0x7)); in rkclk_init()
1151 pclk_div << PCLK_PERILP0_DIV_CON_SHIFT | in rkclk_init()
1161 pclk_div = PERILP1_HCLK_HZ / PERILP1_HCLK_HZ - 1; in rkclk_init()
[all …]
H A Dclk_rk3288.c425 u32 pclk_div; in rkclk_init() local
453 pclk_div = PD_BUS_ACLK_HZ / PD_BUS_PCLK_HZ - 1; in rkclk_init()
454 assert((pclk_div + 1) * PD_BUS_PCLK_HZ == in rkclk_init()
455 PD_BUS_ACLK_HZ && pclk_div < 0x7); in rkclk_init()
460 pclk_div << PD_BUS_PCLK_DIV_SHIFT | in rkclk_init()
476 pclk_div = ilog2(PERI_ACLK_HZ / PERI_PCLK_HZ); in rkclk_init()
477 assert((1 << pclk_div) * PERI_PCLK_HZ == in rkclk_init()
478 PERI_ACLK_HZ && (pclk_div < 0x4)); in rkclk_init()
484 pclk_div << PERI_PCLK_DIV_SHIFT | in rkclk_init()
H A Dclk_rk3328.c283 u32 pclk_div; in rkclk_init() local
292 pclk_div = PERIHP_ACLK_HZ / PERIHP_PCLK_HZ - 1; in rkclk_init()
300 pclk_div << PCLK_PERIHP_DIV_CON_SHIFT | in rkclk_init()
/openbmc/u-boot/arch/arm/cpu/arm920t/ep93xx/
H A Dspeed.c75 const uint8_t pclk_div = in get_PCLK() local
77 const ulong pclk_rate = get_HCLK() / pclk_div; in get_PCLK()
/openbmc/linux/drivers/media/i2c/
H A Dov5640.c1456 u8 bit_div, mipi_div, pclk_div, sclk_div, sclk2x_div, root_div; in ov5640_set_mipi_pclk() local
1498 pclk_div = ilog2(OV5640_PCLK_ROOT_DIV); in ov5640_set_mipi_pclk()
1543 (pclk_div << 4) | (sclk2x_div << 2) | sclk_div); in ov5640_set_mipi_pclk()
1565 u8 *pll_rdiv, u8 *bit_div, u8 *pclk_div) in ov5640_calc_pclk() argument
1574 *pclk_div = OV5640_PCLK_ROOT_DIV; in ov5640_calc_pclk()
1576 return _rate / *pll_rdiv / *bit_div / *pclk_div; in ov5640_calc_pclk()
1581 u8 prediv, mult, sysdiv, pll_rdiv, bit_div, pclk_div; in ov5640_set_dvp_pclk() local
1590 &bit_div, &pclk_div); in ov5640_set_dvp_pclk()
1620 (ilog2(pclk_div) << 4)); in ov5640_set_dvp_pclk()
H A Dov8865.c525 unsigned int pclk_div; member
722 .pclk_div = 1,
733 .pclk_div = 1,
1657 OV8865_PCLK_SEL_PCLK_DIV(config->pclk_div)); in ov8865_mode_pll1_configure()
H A Dov2640.c520 #define PER_SIZE_REG_SEQ(x, y, v_div, h_div, pclk_div) \ argument
526 { R_DVP_SP, pclk_div }, \
/openbmc/linux/drivers/ufs/host/
H A Dufs-exynos.h203 u32 pclk_div; member
H A Dufs-exynos.c463 ufs->pclk_div = div; in exynos_ufs_get_clk_info()
475 hci_writel(ufs, UNIPRO_APB_CLK(val, ufs->pclk_div), in exynos_ufs_set_unipro_pclk_div()