Home
last modified time | relevance | path

Searched refs:nsapr (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/hw/intc/
H A Darm_gic.c492 papr = &s->nsapr[regno][cpu]; in gic_activate_irq()
520 uint32_t apr = s->apr[i][cpu] | s->nsapr[i][cpu]; in gic_get_prio_from_apr_bits()
558 uint32_t *papr = group ? &s->nsapr[i][cpu] : &s->apr[i][cpu]; in gic_drop_prio()
1567 return s->nsapr[regno + 2][cpu]; in gic_apr_ns_view()
1572 return s->nsapr[regno + 1][cpu]; in gic_apr_ns_view()
1577 return extract32(s->nsapr[0][cpu], 16, 16); in gic_apr_ns_view()
1582 return extract32(s->nsapr[0][cpu], 8, 8); in gic_apr_ns_view()
1598 s->nsapr[regno + 2][cpu] = value; in gic_apr_write_ns_view()
1603 s->nsapr[regno + 1][cpu] = value; in gic_apr_write_ns_view()
1608 s->nsapr[0][cpu] = deposit32(s->nsapr[0][cpu], 16, 16, value); in gic_apr_write_ns_view()
[all …]
H A Darm_gic_common.c122 VMSTATE_UINT32_2DARRAY(nsapr, GICState, GIC_NR_APRS, GIC_NCPU),
/openbmc/qemu/include/hw/intc/
H A Darm_gic_common.h120 uint32_t nsapr[GIC_NR_APRS][GIC_NCPU]; member