Home
last modified time | relevance | path

Searched refs:misa_ext (Results 1 – 10 of 10) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dgdbstub.c117 if (env->misa_ext & RVD) { in riscv_gdb_get_fpu()
120 if (env->misa_ext & RVF) { in riscv_gdb_get_fpu()
332 if (env->misa_ext & RVD) { in riscv_cpu_register_gdb_regs_for_features()
336 } else if (env->misa_ext & RVF) { in riscv_cpu_register_gdb_regs_for_features()
H A Dcpu.h87 uint32_t misa_ext; member
229 uint32_t misa_ext; /* current extensions */ member
533 return (env->misa_ext & ext) != 0; in riscv_has_ext()
H A Dtranslate.c67 uint32_t misa_ext; member
128 return ctx->misa_ext & ext; in has_ext()
1233 ctx->misa_ext = env->misa_ext; in riscv_tr_init_disas_context()
H A Dcpu.c331 env->misa_ext_mask = env->misa_ext = ext; in riscv_cpu_set_misa_ext()
2216 .misa_ext = RVI | RVM | RVA | RVF | RVD | RVC | RVU,
2248 .misa_ext = RVS,
2821 if (cpu->env.misa_ext & RV(riscv_single_letter_exts[i])) { in riscv_isa_string()
2839 if (cpu->env.misa_ext & RV(riscv_single_letter_exts[i])) { in riscv_isa_extensions_list()
H A Dmachine.c408 VMSTATE_UINT32(env.misa_ext, RISCVCPU),
H A Dcsr.c1684 *val = int128_make128(env->misa_ext, (uint64_t)MXL_RV128 << 62); in read_misa_i128()
1706 *val = misa | env->misa_ext; in read_misa()
1714 uint32_t orig_misa_ext = env->misa_ext; in write_misa()
1740 if (val == env->misa_ext) { in write_misa()
1744 env->misa_ext = val; in write_misa()
1750 env->misa_ext, orig_misa_ext); in write_misa()
1752 env->misa_ext = orig_misa_ext; in write_misa()
1757 if (!(env->misa_ext & RVF)) { in write_misa()
/openbmc/qemu/target/riscv/tcg/
H A Dtcg-cpu.c76 env->misa_ext |= bit; in riscv_cpu_write_misa_bit()
79 env->misa_ext &= ~bit; in riscv_cpu_write_misa_bit()
718 if (!(profile->misa_ext & bit)) { in riscv_cpu_validate_profile()
817 !(env->misa_ext & misa_bits[i])) { in cpu_enable_implied_rule()
821 riscv_cpu_set_misa_ext(env, env->misa_ext | misa_bits[i]); in cpu_enable_implied_rule()
1035 prev_val = env->misa_ext & misa_bit; in cpu_set_misa_ext_cfg()
1070 value = env->misa_ext & misa_bit; in cpu_get_misa_ext_cfg()
1177 if (!(profile->misa_ext & bit)) { in cpu_set_profile()
1377 riscv_cpu_set_misa_ext(env, env->misa_ext | RVB | RVG | RVJ | RVV); in riscv_init_max_cpu_extensions()
/openbmc/qemu/linux-user/riscv/
H A Dcpu_loop.c107 if ((env->misa_ext & RVE) && !(env->elf_flags & EF_RISCV_RVE)) { in target_cpu_copy_regs()
/openbmc/qemu/target/riscv/kvm/
H A Dkvm-cpu.c266 env->misa_ext &= ~misa_bit; in kvm_riscv_update_cpu_misa_ext()
981 env->misa_ext = env->misa_ext_mask; in kvm_riscv_init_misa_ext_mask()
/openbmc/qemu/linux-user/
H A Delfload.c1867 return cpu->env.misa_ext & mask; in get_elf_hwcap()