Home
last modified time | relevance | path

Searched refs:mcc (Results 1 – 25 of 75) sorted by relevance

123

/openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Dnvm.c412 .mcc = cpu_to_le16(alpha2[0] << 8 | alpha2[1]), in iwl_mvm_update_mcc()
426 u16 mcc; in iwl_mvm_update_mcc() local
462 resp_cp->mcc = mcc_resp_v8->mcc; in iwl_mvm_update_mcc()
488 resp_cp->mcc = mcc_resp_v4->mcc; in iwl_mvm_update_mcc()
513 resp_cp->mcc = mcc_resp_v3->mcc; in iwl_mvm_update_mcc()
525 mcc = le16_to_cpu(resp_cp->mcc); in iwl_mvm_update_mcc()
528 if (mcc == 0) { in iwl_mvm_update_mcc()
529 mcc = 0x3030; /* "00" - world */ in iwl_mvm_update_mcc()
530 resp_cp->mcc = cpu_to_le16(mcc); in iwl_mvm_update_mcc()
535 status, mcc, mcc >> 8, mcc & 0xff, n_channels); in iwl_mvm_update_mcc()
[all …]
/openbmc/linux/Documentation/userspace-api/media/dvb/
H A Ddvbapi.rst76 :revision: 2.2.0 / 2017-09-01 (*mcc*)
81 :revision: 2.1.0 / 2015-05-29 (*mcc*)
87 :revision: 2.0.4 / 2011-05-06 (*mcc*)
93 :revision: 2.0.3 / 2010-07-03 (*mcc*)
99 :revision: 2.0.2 / 2009-10-25 (*mcc*)
105 :revision: 2.0.1 / 2009-09-16 (*mcc*)
110 :revision: 2.0.0 / 2009-09-06 (*mcc*)
/openbmc/qemu/target/mips/
H A Dcpu.c192 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj); in mips_cpu_reset_hold() local
195 if (mcc->parent_phases.hold) { in mips_cpu_reset_hold()
196 mcc->parent_phases.hold(obj, type); in mips_cpu_reset_hold()
460 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(dev); in mips_cpu_realizefn() local
494 mcc->parent_realize(dev, errp); in mips_cpu_realizefn()
501 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj); in mips_cpu_initfn() local
506 env->cpu_model = mcc->cpu_def; in mips_cpu_initfn()
508 if (mcc->cpu_def->lcsr_cpucfg2 & (1 << CPUCFG2_LCSRP)) { in mips_cpu_initfn()
572 MIPSCPUClass *mcc = MIPS_CPU_CLASS(c); in mips_cpu_class_init() local
579 &mcc->parent_realize); in mips_cpu_class_init()
[all …]
/openbmc/linux/net/bluetooth/rfcomm/
H A Dcore.c932 struct rfcomm_mcc *mcc; in rfcomm_send_nsc() local
940 hdr->len = __len8(sizeof(*mcc) + 1); in rfcomm_send_nsc()
942 mcc = (void *) ptr; ptr += sizeof(*mcc); in rfcomm_send_nsc()
943 mcc->type = __mcc_type(0, RFCOMM_NSC); in rfcomm_send_nsc()
944 mcc->len = __len8(1); in rfcomm_send_nsc()
957 struct rfcomm_mcc *mcc; in rfcomm_send_pn() local
966 hdr->len = __len8(sizeof(*mcc) + sizeof(*pn)); in rfcomm_send_pn()
968 mcc = (void *) ptr; ptr += sizeof(*mcc); in rfcomm_send_pn()
969 mcc->type = __mcc_type(cr, RFCOMM_PN); in rfcomm_send_pn()
970 mcc->len = __len8(sizeof(*pn)); in rfcomm_send_pn()
[all …]
/openbmc/qemu/target/riscv/
H A Dgdbstub.c52 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_read_register() local
65 switch (mcc->misa_mxl_max) { in riscv_cpu_gdb_read_register()
79 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_write_register() local
85 switch (mcc->misa_mxl_max) { in riscv_cpu_gdb_write_register()
241 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_gen_dynamic_csr_feature() local
246 int bitsize = riscv_cpu_max_xlen(mcc); in riscv_gen_dynamic_csr_feature()
329 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_register_gdb_regs_for_features() local
347 switch (mcc->misa_mxl_max) { in riscv_cpu_register_gdb_regs_for_features()
H A Dcpu.c334 int riscv_cpu_max_xlen(RISCVCPUClass *mcc) in riscv_cpu_max_xlen() argument
336 return 16 << mcc->misa_mxl_max; in riscv_cpu_max_xlen()
935 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(obj); in riscv_cpu_reset_hold() local
938 if (mcc->parent_phases.hold) { in riscv_cpu_reset_hold()
939 mcc->parent_phases.hold(obj, type); in riscv_cpu_reset_hold()
942 env->misa_mxl = mcc->misa_mxl_max; in riscv_cpu_reset_hold()
1166 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(dev); in riscv_cpu_realize() local
1192 mcc->parent_realize(dev, errp); in riscv_cpu_realize()
1326 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(obj); in riscv_cpu_init() local
1330 env->misa_mxl = mcc->misa_mxl_max; in riscv_cpu_init()
[all …]
/openbmc/linux/drivers/soc/fsl/qbman/
H A Dqman.c1858 union qm_mc_command *mcc; in qman_init_fq() local
1887 mcc = qm_mc_start(&p->p); in qman_init_fq()
1889 mcc->initfq = *opts; in qman_init_fq()
1890 qm_fqid_set(&mcc->fq, fq->fqid); in qman_init_fq()
1891 mcc->initfq.count = 0; in qman_init_fq()
1900 mcc->initfq.we_mask |= cpu_to_be16(QM_INITFQ_WE_CONTEXTB); in qman_init_fq()
1901 mcc->initfq.fqd.context_b = cpu_to_be32(fq_to_tag(fq)); in qman_init_fq()
1906 if (!(be16_to_cpu(mcc->initfq.we_mask) & in qman_init_fq()
1908 mcc->initfq.we_mask |= in qman_init_fq()
1910 memset(&mcc->initfq.fqd.context_a, 0, in qman_init_fq()
[all …]
/openbmc/qemu/target/hexagon/
H A Dcpu.c280 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(obj); in hexagon_cpu_reset_hold() local
283 if (mcc->parent_phases.hold) { in hexagon_cpu_reset_hold()
284 mcc->parent_phases.hold(obj, type); in hexagon_cpu_reset_hold()
299 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(dev); in hexagon_cpu_realize() local
315 mcc->parent_realize(dev, errp); in hexagon_cpu_realize()
332 HexagonCPUClass *mcc = HEXAGON_CPU_CLASS(c); in hexagon_cpu_class_init() local
338 &mcc->parent_realize); in hexagon_cpu_class_init()
342 &mcc->parent_phases); in hexagon_cpu_class_init()
/openbmc/qemu/target/avr/
H A Dcpu.c73 AVRCPUClass *mcc = AVR_CPU_GET_CLASS(obj); in avr_cpu_reset_hold() local
76 if (mcc->parent_phases.hold) { in avr_cpu_reset_hold()
77 mcc->parent_phases.hold(obj, type); in avr_cpu_reset_hold()
111 AVRCPUClass *mcc = AVR_CPU_GET_CLASS(dev); in avr_cpu_realizefn() local
122 mcc->parent_realize(dev, errp); in avr_cpu_realizefn()
222 AVRCPUClass *mcc = AVR_CPU_CLASS(oc); in avr_cpu_class_init() local
225 device_class_set_parent_realize(dc, avr_cpu_realizefn, &mcc->parent_realize); in avr_cpu_class_init()
230 &mcc->parent_phases); in avr_cpu_class_init()
/openbmc/openpower-hw-diags/test/
H A Dpdbg-test.dts89 compatible = "ibm,power10-mcc";
94 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0";
103 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0/omi-0";
145 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-0/omi-1";
183 compatible = "ibm,power10-mcc";
188 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1";
197 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1/omi-0";
239 … ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-0/mi-0/mcc-1/omi-1";
327 compatible = "ibm,power10-mcc";
332 ATTR_PHYS_DEV_PATH = "physical:sys-0/node-0/proc-0/mc-1/mi-0/mcc-0";
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dnvm-reg.h279 __le16 mcc; member
315 __le16 mcc; member
343 __le16 mcc; member
373 __le16 mcc; member
400 __le16 mcc; member
/openbmc/qemu/target/microblaze/
H A Dcpu.c189 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(obj); in mb_cpu_reset_hold() local
192 if (mcc->parent_phases.hold) { in mb_cpu_reset_hold()
193 mcc->parent_phases.hold(obj, type); in mb_cpu_reset_hold()
229 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(dev); in mb_cpu_realizefn() local
315 mcc->parent_realize(dev, errp); in mb_cpu_realizefn()
441 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_CLASS(oc); in mb_cpu_class_init() local
445 &mcc->parent_realize); in mb_cpu_class_init()
447 &mcc->parent_phases); in mb_cpu_class_init()
/openbmc/qemu/target/m68k/
H A Dcpu.c77 M68kCPUClass *mcc = M68K_CPU_GET_CLASS(obj); in m68k_cpu_reset_hold() local
82 if (mcc->parent_phases.hold) { in m68k_cpu_reset_hold()
83 mcc->parent_phases.hold(obj, type); in m68k_cpu_reset_hold()
320 M68kCPUClass *mcc = M68K_CPU_GET_CLASS(dev); in m68k_cpu_realizefn() local
336 mcc->parent_realize(dev, errp); in m68k_cpu_realizefn()
563 M68kCPUClass *mcc = M68K_CPU_CLASS(c); in m68k_cpu_class_init() local
569 &mcc->parent_realize); in m68k_cpu_class_init()
571 &mcc->parent_phases); in m68k_cpu_class_init()
/openbmc/linux/sound/soc/atmel/
H A DMakefile7 snd-soc-mchp-i2s-mcc-objs := mchp-i2s-mcc.o
22 obj-$(CONFIG_SND_MCHP_SOC_I2S_MCC) += snd-soc-mchp-i2s-mcc.o
/openbmc/linux/Documentation/userspace-api/media/rc/
H A Dremote_controllers.rst44 :revision: 3.15 / 2014-02-06 (*mcc*)
49 :revision: 1.0 / 2009-09-06 (*mcc*)
/openbmc/qemu/target/tricore/
H A Dcpu.c183 TriCoreCPUClass *mcc = TRICORE_CPU_CLASS(c); in tricore_cpu_class_init() local
189 &mcc->parent_realize); in tricore_cpu_class_init()
192 &mcc->parent_phases); in tricore_cpu_class_init()
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/mei/
H A Diwl-mei.h363 void iwl_mei_set_country_code(u16 mcc);
488 static inline void iwl_mei_set_country_code(u16 mcc) in iwl_mei_set_country_code() argument
/openbmc/openpower-hw-diags/util/
H A Dpdbg.cpp495 auto mcc = pdbg_target_parent("mcc", ocmb); in __isMaskedOcmb() local
496 if (nullptr == mcc) in __isMaskedOcmb()
504 if (getScom(getParentChip(mcc), addrs.at(getUnitPos(mcc)), val)) in __isMaskedOcmb()
/openbmc/linux/drivers/crypto/intel/qat/qat_common/
H A Dicp_qat_hw_20_comp.h146 enum icp_qat_hw_decomp_20_mini_cam_control mcc; member
157 QAT_FIELD_SET(val32, csr.mcc, in ICP_QAT_FW_DECOMP_20_BUILD_CONFIG_UPPER()
/openbmc/linux/Documentation/userspace-api/media/v4l/
H A Dv4l2.rst126 :revision: 4.1 / 2015-02-13 (*mcc*)
217 :revision: 3.1 / 2011-06-27 (*mcc, po, hv*)
224 :revision: 2.6.39 / 2011-03-01 (*mcc, po*)
240 :revision: 2.6.32 / 2009-08-31 (*mcc*)
256 :revision: 0.27 / 2009-08-15 (*mcc*)
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/fw/
H A Dacpi.h188 int iwl_acpi_get_mcc(struct device *dev, char *mcc);
254 static inline int iwl_acpi_get_mcc(struct device *dev, char *mcc) in iwl_acpi_get_mcc() argument
/openbmc/qemu/hw/mips/
H A Djazz.c176 MIPSCPUClass *mcc; in mips_jazz_init() local
234 mcc = MIPS_CPU_GET_CLASS(cpu); in mips_jazz_init()
235 mcc->no_data_aborts = true; in mips_jazz_init()
/openbmc/qemu/target/mips/tcg/
H A Dop_helper.c308 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cs); in mips_cpu_do_transaction_failed() local
313 } else if (!mcc->no_data_aborts) { in mips_cpu_do_transaction_failed()
/openbmc/linux/Documentation/userspace-api/media/mediactl/
H A Dmedia-controller.rst50 :revision: 1.1.0 / 2015-12-12 (*mcc*)
/openbmc/linux/drivers/net/ethernet/mellanox/mlxsw/
H A Dcore_linecards.c146 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_lock()
159 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_lock()
182 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_component_update()
224 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_component_verify()
244 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_activate()
270 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_query_state()
297 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_cancel()
317 MLXSW_REG(mcc), &mcc_pl); in mlxsw_linecard_device_fw_fsm_release()

123