Home
last modified time | relevance | path

Searched refs:gpio_regs (Results 1 – 25 of 34) sorted by relevance

12

/openbmc/u-boot/board/imgtec/ci20/
H A Dci20.c28 void __iomem *gpio_regs = (void __iomem *)GPIO_BASE; in ci20_mux_mmc() local
31 writel(0x30f00000, gpio_regs + GPIO_PXINTC(4)); in ci20_mux_mmc()
32 writel(0x30f00000, gpio_regs + GPIO_PXMASKC(4)); in ci20_mux_mmc()
33 writel(0x30f00000, gpio_regs + GPIO_PXPAT1C(4)); in ci20_mux_mmc()
34 writel(0x30f00000, gpio_regs + GPIO_PXPAT0C(4)); in ci20_mux_mmc()
35 writel(0x30f00000, gpio_regs + GPIO_PXPENC(4)); in ci20_mux_mmc()
43 void __iomem *gpio_regs = (void __iomem *)GPIO_BASE; in ci20_mux_eth() local
47 writel(0x04030000, gpio_regs + GPIO_PXINTC(0)); in ci20_mux_eth()
48 writel(0x04030000, gpio_regs + GPIO_PXMASKC(0)); in ci20_mux_eth()
49 writel(0x04030000, gpio_regs + GPIO_PXPAT1C(0)); in ci20_mux_eth()
[all …]
/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/
H A Dgpio.c10 void __iomem *gpio_regs = (void __iomem *)GPIO_BASE; in jz47xx_gpio_get_value() local
14 return readl(gpio_regs + GPIO_PXPIN(port)) & BIT(pin); in jz47xx_gpio_get_value()
19 void __iomem *gpio_regs = (void __iomem *)GPIO_BASE; in jz47xx_gpio_direction_input() local
23 writel(BIT(pin), gpio_regs + GPIO_PXINTC(port)); in jz47xx_gpio_direction_input()
24 writel(BIT(pin), gpio_regs + GPIO_PXMASKS(port)); in jz47xx_gpio_direction_input()
25 writel(BIT(pin), gpio_regs + GPIO_PXPAT1S(port)); in jz47xx_gpio_direction_input()
30 void __iomem *gpio_regs = (void __iomem *)GPIO_BASE; in jz47xx_gpio_direction_output() local
34 writel(BIT(pin), gpio_regs + GPIO_PXINTC(port)); in jz47xx_gpio_direction_output()
35 writel(BIT(pin), gpio_regs + GPIO_PXMASKS(port)); in jz47xx_gpio_direction_output()
36 writel(BIT(pin), gpio_regs + GPIO_PXPAT1C(port)); in jz47xx_gpio_direction_output()
[all …]
/openbmc/u-boot/drivers/gpio/
H A Dmxc_gpio.c26 struct gpio_regs *regs;
30 struct gpio_regs *regs;
70 struct gpio_regs *regs; in mxc_gpio_direction()
78 regs = (struct gpio_regs *)gpio_ports[port]; in mxc_gpio_direction()
97 struct gpio_regs *regs; in gpio_set_value()
105 regs = (struct gpio_regs *)gpio_ports[port]; in gpio_set_value()
120 struct gpio_regs *regs; in gpio_get_value()
128 regs = (struct gpio_regs *)gpio_ports[port]; in gpio_get_value()
166 static int mxc_gpio_is_output(struct gpio_regs *regs, int offset) in mxc_gpio_is_output()
175 static void mxc_gpio_bank_direction(struct gpio_regs *regs, int offset, in mxc_gpio_bank_direction()
[all …]
H A Dimx_rgpio2p.c24 struct gpio_regs *regs;
29 struct gpio_regs *regs;
32 static int imx_rgpio2p_is_output(struct gpio_regs *regs, int offset) in imx_rgpio2p_is_output()
41 static void imx_rgpio2p_bank_direction(struct gpio_regs *regs, int offset, in imx_rgpio2p_bank_direction()
58 static void imx_rgpio2p_bank_set_value(struct gpio_regs *regs, int offset, in imx_rgpio2p_bank_set_value()
67 static int imx_rgpio2p_bank_get_value(struct gpio_regs *regs, int offset) in imx_rgpio2p_bank_get_value()
185 plat->regs = (struct gpio_regs *)addr; in imx_rgpio2p_bind()
210 { 0, (struct gpio_regs *)RGPIO2P_GPIO1_BASE_ADDR },
211 { 1, (struct gpio_regs *)RGPIO2P_GPIO2_BASE_ADDR },
212 { 2, (struct gpio_regs *)RGPIO2P_GPIO3_BASE_ADDR },
[all …]
H A Dspear_gpio.c19 struct gpio_regs *regs = (struct gpio_regs *)CONFIG_GPIO_BASE; in gpio_direction()
36 struct gpio_regs *regs = (struct gpio_regs *)CONFIG_GPIO_BASE; in gpio_set_value()
48 struct gpio_regs *regs = (struct gpio_regs *)CONFIG_GPIO_BASE; in gpio_get_value()
H A Dlpc32xx_gpio.c41 struct gpio_regs *regs;
71 struct gpio_regs *regs = gpio_priv->regs; in lpc32xx_gpio_direction_input()
113 struct gpio_regs *regs = gpio_priv->regs; in lpc32xx_gpio_get_value()
153 struct gpio_regs *regs = gpio_priv->regs; in gpio_set()
187 struct gpio_regs *regs = gpio_priv->regs; in gpio_clr()
235 struct gpio_regs *regs = gpio_priv->regs; in lpc32xx_gpio_direction_output()
306 gpio_priv->regs = (struct gpio_regs *)GPIO_BASE; in lpc32xx_gpio_probe()
H A Dxilinx_gpio.c18 struct gpio_regs { struct
24 struct gpio_regs *regs; argument
270 platdata->regs = (struct gpio_regs *)dev_read_addr(dev); in xilinx_gpio_ofdata_to_platdata()
/openbmc/linux/arch/powerpc/platforms/pasemi/
H A Dgpio_mdio.c27 static void __iomem *gpio_regs; variable
39 out_le32(gpio_regs+0x10, 1 << MDIO_PIN(bus)); in mdio_lo()
44 out_le32(gpio_regs, 1 << MDIO_PIN(bus)); in mdio_hi()
49 out_le32(gpio_regs+0x10, 1 << MDC_PIN(bus)); in mdc_lo()
54 out_le32(gpio_regs, 1 << MDC_PIN(bus)); in mdc_hi()
59 out_le32(gpio_regs+0x20, (1 << MDC_PIN(bus)) | (1 << MDIO_PIN(bus))); in mdio_active()
64 out_le32(gpio_regs+0x30, (1 << MDIO_PIN(bus))); in mdio_tristate()
69 return !!(in_le32(gpio_regs+0x40) & (1 << MDIO_PIN(bus))); in mdio_read()
307 gpio_regs = of_iomap(np, 0); in gpio_mdio_init()
310 if (!gpio_regs) in gpio_mdio_init()
[all …]
/openbmc/linux/drivers/gpio/
H A Dgpio-rockchip.c146 data = rockchip_gpio_readl_bit(bank, offset, bank->gpio_regs->port_ddr); in rockchip_gpio_get_direction()
167 rockchip_gpio_writel_bit(bank, offset, data, bank->gpio_regs->port_ddr); in rockchip_gpio_set_direction()
180 rockchip_gpio_writel_bit(bank, offset, value, bank->gpio_regs->port_dr); in rockchip_gpio_set()
189 data = readl(bank->reg_base + bank->gpio_regs->ext_port); in rockchip_gpio_get()
201 const struct rockchip_gpio_regs *reg = bank->gpio_regs; in rockchip_gpio_set_debounce()
342 pending = readl_relaxed(bank->reg_base + bank->gpio_regs->int_status); in rockchip_irq_demux()
355 bank->gpio_regs->ext_port); in rockchip_irq_demux()
360 bank->gpio_regs->int_polarity); in rockchip_irq_demux()
367 bank->gpio_regs->int_polarity); in rockchip_irq_demux()
373 bank->gpio_regs->ext_port); in rockchip_irq_demux()
[all …]
H A Dgpio-lpc32xx.c71 struct gpio_regs { struct
129 static struct gpio_regs gpio_grp_regs_p0 = {
137 static struct gpio_regs gpio_grp_regs_p1 = {
145 static struct gpio_regs gpio_grp_regs_p2 = {
153 static struct gpio_regs gpio_grp_regs_p3 = {
164 struct gpio_regs *gpio_grp;
/openbmc/qemu/hw/misc/macio/
H A Dgpio.c44 if (s->gpio_regs[gpio] & 4) { in macio_set_gpio()
49 new_reg = s->gpio_regs[gpio] & ~2; in macio_set_gpio()
54 if (new_reg == s->gpio_regs[gpio]) { in macio_set_gpio()
58 s->gpio_regs[gpio] = new_reg; in macio_set_gpio()
115 ibit = s->gpio_regs[addr] & 2; in macio_gpio_write()
118 s->gpio_regs[addr] = value | ibit; in macio_gpio_write()
134 val = s->gpio_regs[addr]; in macio_gpio_read()
173 VMSTATE_UINT8_ARRAY(gpio_regs, MacIOGPIOState, 36),
/openbmc/u-boot/board/tplink/wdr4300/
H A Dwdr4300.c18 void __iomem *gpio_regs = map_physmem(AR71XX_GPIO_BASE, in wdr4300_usb_start() local
20 if (!gpio_regs) in wdr4300_usb_start()
24 clrbits_be32(gpio_regs + AR71XX_GPIO_REG_OE, BIT(21) | BIT(22)); in wdr4300_usb_start()
25 writel(BIT(21) | BIT(22), gpio_regs + AR71XX_GPIO_REG_SET); in wdr4300_usb_start()
/openbmc/u-boot/arch/arm/cpu/arm920t/ep93xx/
H A Dled.c17 register struct gpio_regs *gpio = (struct gpio_regs *)GPIO_BASE; in switch_LED_on()
25 register struct gpio_regs *gpio = (struct gpio_regs *)GPIO_BASE; in switch_LED_off()
/openbmc/u-boot/board/netgear/dgnd3700v2/
H A Ddgnd3700v2.c18 void __iomem *gpio_regs = map_physmem(GPIO_BASE_6362, 0, MAP_NOCACHE); in board_early_init_f() local
21 setbits_be32(gpio_regs + GPIO_MODE_6362_REG, in board_early_init_f()
/openbmc/u-boot/board/timll/devkit3250/
H A Ddevkit3250_spl.c16 static struct gpio_regs *gpio = (struct gpio_regs *)GPIO_BASE;
/openbmc/u-boot/arch/arm/include/asm/arch-mx27/
H A Dgpio.h12 struct gpio_regs { struct
35 struct gpio_regs port[6]; argument
/openbmc/u-boot/board/st/stv0991/
H A Dstv0991.c20 struct gpio_regs *const gpioa_regs =
21 (struct gpio_regs *) GPIOA_BASE_ADDR;
/openbmc/u-boot/arch/sh/include/asm/
H A Dcpu_sh7752.h100 struct gpio_regs { struct
193 #define GPIO_BASE ((struct gpio_regs *)0xffec0000) argument
H A Dcpu_sh7753.h100 struct gpio_regs { struct
193 #define GPIO_BASE ((struct gpio_regs *)0xffec0000) argument
/openbmc/u-boot/board/renesas/sh7752evb/
H A Dsh7752evb.c24 struct gpio_regs *gpio = GPIO_BASE; in init_gpio()
84 struct gpio_regs *gpio = GPIO_BASE; in init_gether_mdio()
164 struct gpio_regs *gpio = GPIO_BASE; in board_mmc_init()
/openbmc/u-boot/board/renesas/sh7753evb/
H A Dsh7753evb.c24 struct gpio_regs *gpio = GPIO_BASE; in init_gpio()
91 struct gpio_regs *gpio = GPIO_BASE; in init_gether_mdio()
180 struct gpio_regs *gpio = GPIO_BASE; in board_mmc_init()
/openbmc/u-boot/arch/arm/include/asm/arch-stv0991/
H A Dgpio.h15 struct gpio_regs { struct
/openbmc/u-boot/arch/arm/include/asm/arch-spear/
H A Dgpio.h15 struct gpio_regs { struct
/openbmc/u-boot/arch/arm/include/asm/arch-imx8/
H A Dgpio.h11 struct gpio_regs { struct
/openbmc/u-boot/arch/arm/include/asm/mach-imx/
H A Dgpio.h13 struct gpio_regs { struct

12