Home
last modified time | relevance | path

Searched refs:cpld_data (Results 1 – 15 of 15) sorted by relevance

/openbmc/u-boot/board/freescale/c29xpcie/
H A Dcpld.c27 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in cpld_set_altbank() local
30 reg11 = in_8(&cpld_data->flhcsr); in cpld_set_altbank()
34 out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK) in cpld_set_altbank()
38 out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK) in cpld_set_altbank()
42 out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK) in cpld_set_altbank()
46 out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK) in cpld_set_altbank()
69 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in cpld_dump_regs() local
71 printf("chipid1 = 0x%02x\n", in_8(&cpld_data->chipid1)); in cpld_dump_regs()
72 printf("chipid2 = 0x%02x\n", in_8(&cpld_data->chipid2)); in cpld_dump_regs()
73 printf("hwver = 0x%02x\n", in_8(&cpld_data->hwver)); in cpld_dump_regs()
[all …]
H A Dddr.c67 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in fsl_ddr_board_options() local
87 if (in_8(&cpld_data->hwver) == C29XPCIE_HARDWARE_REVA) in fsl_ddr_board_options()
H A Dc29xpcie.c30 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in checkboard() local
33 printf("CPLD Ver: 0x%02x\n", in_8(&cpld_data->cpldver)); in checkboard()
H A Dcpld.h14 struct cpld_data { struct
/openbmc/u-boot/board/freescale/ls1021atwr/
H A Dls1021atwr.c72 struct cpld_data { struct
95 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in cpld_show() argument
98 in_8(&cpld_data->cpld_ver) & VERSION_MASK, in cpld_show()
99 in_8(&cpld_data->cpld_ver_sub) & VERSION_MASK, in cpld_show()
100 in_8(&cpld_data->pcba_ver) & VERSION_MASK, in cpld_show()
101 in_8(&cpld_data->vbank) & BANK_MASK); in cpld_show()
105 in_8(&cpld_data->soft_mux_on)); in cpld_show()
107 in_8(&cpld_data->cfg_rcw_src1)); in cpld_show()
109 in_8(&cpld_data->cfg_rcw_src2)); in cpld_show()
111 in_8(&cpld_data->vbank)); in cpld_show()
[all …]
/openbmc/u-boot/board/freescale/p1_p2_rdb_pc/
H A Dp1_p2_rdb_pc.c107 struct cpld_data { struct
137 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in board_cpld_init() argument
139 out_8(&cpld_data->wd_cfg, CPLD_WD_CFG); in board_cpld_init()
140 out_8(&cpld_data->status_led, CPLD_STATUS_LED); in board_cpld_init()
141 out_8(&cpld_data->fxo_led, CPLD_FXO_LED); in board_cpld_init()
142 out_8(&cpld_data->fxs_led, CPLD_FXS_LED); in board_cpld_init()
143 out_8(&cpld_data->system_rst, CPLD_SYS_RST); in board_cpld_init()
224 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in checkboard() local
229 in_8(&cpld_data->cpld_rev_major) & 0x0F, in checkboard()
230 in_8(&cpld_data->cpld_rev_minor) & 0x0F, in checkboard()
[all …]
/openbmc/u-boot/board/freescale/p1010rdb/
H A Dp1010rdb.c54 struct cpld_data { struct
138 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in config_board_mux() local
161 out_8(&cpld_data->spi_cs0_sel, MUX_CPLD_SPICS0_FLASH); in config_board_mux()
164 out_8(&cpld_data->tdm_can_sel, MUX_CPLD_TDM); in config_board_mux()
165 out_8(&cpld_data->spi_cs0_sel, MUX_CPLD_SPICS0_SLIC); in config_board_mux()
168 out_8(&cpld_data->tdm_can_sel, MUX_CPLD_CAN_UART); in config_board_mux()
273 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in checkboard() local
293 val = (in_8(&cpld_data->pcba_ver) & 0xf); in checkboard()
296 val = in_8(&cpld_data->cpld_ver); in checkboard()
299 val = in_8(&cpld_data->rom_loc) & 0xf; in checkboard()
/openbmc/u-boot/board/freescale/t104xrdb/
H A Dcpld.h12 struct cpld_data { struct
41 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
43 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/u-boot/board/freescale/ls1043ardb/
H A Dcpld.h12 struct cpld_data { struct
34 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
36 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/u-boot/board/freescale/t4rdb/
H A Dcpld.h14 struct cpld_data { struct
45 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
47 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/u-boot/board/freescale/t208xrdb/
H A Dcpld.h9 struct cpld_data { struct
29 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
31 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/u-boot/board/freescale/t102xrdb/
H A Dcpld.h7 struct cpld_data { struct
32 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
34 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/u-boot/board/freescale/ls1046ardb/
H A Dcpld.h13 struct cpld_data { struct
39 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
41 cpld_write(offsetof(struct cpld_data, reg), value)
/openbmc/linux/drivers/auxdisplay/
H A Dimg-ascii-lcd.c142 unsigned int cpld_data; in sead3_wait_lcd_idle() local
152 &cpld_data); in sead3_wait_lcd_idle()
162 &cpld_data); in sead3_wait_lcd_idle()
165 } while (cpld_data & SEAD3_REG_CPLD_DATA_BUSY); in sead3_wait_lcd_idle()
/openbmc/u-boot/board/freescale/p2041rdb/
H A Dcpld.h13 typedef struct cpld_data { struct