/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
H A D | smu_v13_0_5_ppt.c | 401 struct pp_smu_wm_range_sets *clock_ranges) in smu_v13_0_5_set_watermarks_table() argument 407 if (!table || !clock_ranges) in smu_v13_0_5_set_watermarks_table() 410 if (clock_ranges) { in smu_v13_0_5_set_watermarks_table() 411 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in smu_v13_0_5_set_watermarks_table() 412 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in smu_v13_0_5_set_watermarks_table() 415 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in smu_v13_0_5_set_watermarks_table() 417 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in smu_v13_0_5_set_watermarks_table() 419 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in smu_v13_0_5_set_watermarks_table() 421 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in smu_v13_0_5_set_watermarks_table() 423 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in smu_v13_0_5_set_watermarks_table() [all …]
|
H A D | smu_v13_0_4_ppt.c | 658 struct pp_smu_wm_range_sets *clock_ranges) in smu_v13_0_4_set_watermarks_table() argument 664 if (!table || !clock_ranges) in smu_v13_0_4_set_watermarks_table() 667 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in smu_v13_0_4_set_watermarks_table() 668 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in smu_v13_0_4_set_watermarks_table() 671 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in smu_v13_0_4_set_watermarks_table() 673 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in smu_v13_0_4_set_watermarks_table() 675 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in smu_v13_0_4_set_watermarks_table() 677 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in smu_v13_0_4_set_watermarks_table() 679 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in smu_v13_0_4_set_watermarks_table() 682 clock_ranges->reader_wm_sets[i].wm_inst; in smu_v13_0_4_set_watermarks_table() [all …]
|
H A D | yellow_carp_ppt.c | 492 struct pp_smu_wm_range_sets *clock_ranges) in yellow_carp_set_watermarks_table() argument 498 if (!table || !clock_ranges) in yellow_carp_set_watermarks_table() 501 if (clock_ranges) { in yellow_carp_set_watermarks_table() 502 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in yellow_carp_set_watermarks_table() 503 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in yellow_carp_set_watermarks_table() 506 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in yellow_carp_set_watermarks_table() 508 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in yellow_carp_set_watermarks_table() 510 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in yellow_carp_set_watermarks_table() 512 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in yellow_carp_set_watermarks_table() 514 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in yellow_carp_set_watermarks_table() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
H A D | renoir_ppt.c | 1044 struct pp_smu_wm_range_sets *clock_ranges) in renoir_set_watermarks_table() argument 1050 if (clock_ranges) { in renoir_set_watermarks_table() 1051 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in renoir_set_watermarks_table() 1052 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in renoir_set_watermarks_table() 1056 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in renoir_set_watermarks_table() 1058 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in renoir_set_watermarks_table() 1060 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in renoir_set_watermarks_table() 1062 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in renoir_set_watermarks_table() 1064 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in renoir_set_watermarks_table() 1067 clock_ranges->reader_wm_sets[i].wm_inst; in renoir_set_watermarks_table() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
H A D | vangogh_ppt.c | 1634 struct pp_smu_wm_range_sets *clock_ranges) in vangogh_set_watermarks_table() argument 1640 if (!table || !clock_ranges) in vangogh_set_watermarks_table() 1643 if (clock_ranges) { in vangogh_set_watermarks_table() 1644 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in vangogh_set_watermarks_table() 1645 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in vangogh_set_watermarks_table() 1648 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in vangogh_set_watermarks_table() 1650 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in vangogh_set_watermarks_table() 1652 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in vangogh_set_watermarks_table() 1654 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in vangogh_set_watermarks_table() 1656 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in vangogh_set_watermarks_table() [all …]
|
H A D | navi10_ppt.c | 2136 struct pp_smu_wm_range_sets *clock_ranges) in navi10_set_watermarks_table() argument 2142 if (clock_ranges) { in navi10_set_watermarks_table() 2143 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in navi10_set_watermarks_table() 2144 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in navi10_set_watermarks_table() 2147 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in navi10_set_watermarks_table() 2149 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in navi10_set_watermarks_table() 2151 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in navi10_set_watermarks_table() 2153 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in navi10_set_watermarks_table() 2155 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in navi10_set_watermarks_table() 2158 clock_ranges->reader_wm_sets[i].wm_inst; in navi10_set_watermarks_table() [all …]
|
H A D | sienna_cichlid_ppt.c | 1821 struct pp_smu_wm_range_sets *clock_ranges) in sienna_cichlid_set_watermarks_table() argument 1827 if (clock_ranges) { in sienna_cichlid_set_watermarks_table() 1828 if (clock_ranges->num_reader_wm_sets > NUM_WM_RANGES || in sienna_cichlid_set_watermarks_table() 1829 clock_ranges->num_writer_wm_sets > NUM_WM_RANGES) in sienna_cichlid_set_watermarks_table() 1832 for (i = 0; i < clock_ranges->num_reader_wm_sets; i++) { in sienna_cichlid_set_watermarks_table() 1834 clock_ranges->reader_wm_sets[i].min_drain_clk_mhz; in sienna_cichlid_set_watermarks_table() 1836 clock_ranges->reader_wm_sets[i].max_drain_clk_mhz; in sienna_cichlid_set_watermarks_table() 1838 clock_ranges->reader_wm_sets[i].min_fill_clk_mhz; in sienna_cichlid_set_watermarks_table() 1840 clock_ranges->reader_wm_sets[i].max_fill_clk_mhz; in sienna_cichlid_set_watermarks_table() 1843 clock_ranges->reader_wm_sets[i].wm_inst; in sienna_cichlid_set_watermarks_table() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/ |
H A D | smu_internal.h | 76 #define smu_set_watermarks_table(smu, clock_ranges) smu_ppt_funcs(set_watermarks_table, 0, smu, c… argument
|
H A D | amdgpu_smu.c | 2164 struct pp_smu_wm_range_sets *clock_ranges) in smu_set_watermarks_for_clock_ranges() argument 2174 return smu_set_watermarks_table(smu, clock_ranges); in smu_set_watermarks_for_clock_ranges()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | hardwaremanager.c | 467 void *clock_ranges) in phm_set_watermarks_for_clocks_ranges() argument 475 clock_ranges); in phm_set_watermarks_for_clocks_ranges()
|
H A D | smu10_hwmgr.c | 1357 void *clock_ranges) in smu10_set_watermarks_for_clocks_ranges() argument 1360 struct dm_pp_wm_sets_with_clock_ranges_soc15 *wm_with_clock_ranges = clock_ranges; in smu10_set_watermarks_for_clocks_ranges()
|
H A D | vega12_hwmgr.c | 2008 void *clock_ranges) in vega12_set_watermarks_for_clocks_ranges() argument 2012 struct dm_pp_wm_sets_with_clock_ranges_soc15 *wm_with_clock_ranges = clock_ranges; in vega12_set_watermarks_for_clocks_ranges()
|
H A D | vega20_hwmgr.c | 2949 void *clock_ranges) in vega20_set_watermarks_for_clocks_ranges() argument 2953 struct dm_pp_wm_sets_with_clock_ranges_soc15 *wm_with_clock_ranges = clock_ranges; in vega20_set_watermarks_for_clocks_ranges()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
H A D | hardwaremanager.h | 456 void *clock_ranges);
|
H A D | hwmgr.h | 309 int (*set_watermarks_for_clocks_ranges)(struct pp_hwmgr *hwmgr, void *clock_ranges);
|
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/ |
H A D | amd_powerplay.c | 1142 void *clock_ranges) in pp_set_watermarks_for_clocks_ranges() argument 1146 if (!hwmgr || !hwmgr->pm_en || !clock_ranges) in pp_set_watermarks_for_clocks_ranges() 1150 clock_ranges); in pp_set_watermarks_for_clocks_ranges()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/inc/ |
H A D | amdgpu_dpm.h | 541 void *clock_ranges);
|
/openbmc/linux/drivers/gpu/drm/amd/include/ |
H A D | kgd_pp_interface.h | 390 void *clock_ranges);
|
/openbmc/linux/drivers/gpu/drm/amd/pm/ |
H A D | amdgpu_dpm.c | 1614 void *clock_ranges) in amdgpu_dpm_set_watermarks_for_clocks_ranges() argument 1624 clock_ranges); in amdgpu_dpm_set_watermarks_for_clocks_ranges()
|
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/ |
H A D | amdgpu_smu.h | 777 struct pp_smu_wm_range_sets *clock_ranges);
|